Inorder to use the design files in this repo, first create a technology library using the Cadence Virtuoso Tutorial doc. Later, simply download the schematics from each experiment into the newly created library folder. You should now be able to use the design schematics from this repo!!
-
Notifications
You must be signed in to change notification settings - Fork 0
webisgood/VLSI_Design_Lab_Files
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Accumulation of lab experiments & exercises on VLSI Design performed using Cadence Virtuoso tool.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published