

## **Experiment 7**

### **Sequential Logic Design**

1. Design a positive edge-triggered JK flip-flop using the following logic styles: complementary CMOS, pass transistor, and transmission gate logic.
2. Compare and contrast the performance metrics of the aforementioned designs.