
## **VLSI LAB Exercise-3 STATIC CMOS LOGIC**

**Group Number**: 2


#### **Group Members**:

Thathapudi Sanjeev Paul Joel - 2020AAPS0120H Aditya Anirudh - 2020AAPS0373H

# Schematics: Schematic-1:




Schematic-2:




### **Design Workout**:

1) (a) 
$$Y = (A + B + C)D + E + F(G_1 + H)$$
 $\overline{Y} = \overline{(A + B + C)D + E + F(G_1 + H)}$ 

We can write/design PDN for this function and then pass the result through an inverter to get the final output.



The PUN will be the exact dual of PDN=




"Out "drives the input of another inverter to get the final result.

(b) Z = (A+B ^C) D+E


through an inverter to get the final output Then use the result logic to implement > & c values to pass Use NOR them through an XOR this function logic Then finally -XP+E Implement this using static cmos Approach. where X=(A+B^C). VPP Drives another

## Waveforms:

## Schematic-1:



When E = HIGH, Vout2 = HIGH as expected!



When (F & G) = HIGH, Vout2 = HIGH as expected!



When (F & H) = HIGH, Vout2 = HIGH as expected!

Schematic-2:

- When E = HIGH, Vout = HIGH as expected!
- If we find out the response of [(A + B)' ^ C].D, we 'll get the range of values of the output "Vout" = HIGH that are not compensated by taking E = HIGH alone.

#### **Conclusion:**

In this experiment, we learnt how to design combinational logic circuits using Static CMOS Logic. In particular, we have also looked into the fact that increasing the fan-in of CMOS circuits leads to higher delays because the resistance of the RC network increases. This will not be the case with cascading two/more sublogic functions to implement the original function.