

VLSI LAB Exercise-7 NAND Gate Layout


Group Number: 2

Group Members:


Thathapudi Sanjeev Paul Joel - 2020AAPS0120H

Aditya Anirudh - 2020AAPS0373H

Schematic:




Layout:



Simulation Results:

Results obtained for DRC:-



Conclusion:

In this experiment, we learnt how to design the **layout for a CMOS NAND Gate** using Cadence. Then we used the **DRC** and **LVS** tools to check if the layout is behaving correctly or not.