# **VLSI LAB Experiment-5 Combinational Logic Circuits**


Group Number: 2

### **Group Members**:


Thathapudi Sanjeev Paul Joel - 2020AAPS0120H Aditya Anirudh - 2020AAPS0373H

## **Schematics**:

Decoder:-



Demux:-





Design Workout:

**Excitation Schematic**:


Decoder:-

Da: 4 Decoder with active low output and Enable Pin Truth table: En I, Io 00 01 02 03 00001 From the truth table above, we can write the following logic equations,  $O_0 = (E_n \cdot \overline{I}_1 \cdot \overline{I}_0)$   $O_2 = (E_n \cdot \overline{I}_1 \cdot \overline{I}_0)$ 01 = (En. I. Io) 03 = (En. I. Io) Design Schematic






## Demux:-




# Waveforms:

#### Decoder:-



#### Demux:-



### **Conclusion**:

In this experiment, we learnt how to design a 2:4 decoder using logic gates constructed in the previous experiment. Later by using the same decoder instance we designed a 1:8 demux in Cadence and simulated it for functional verification.