# VLSI LAB Exercise-2 CMOS INVERTER SWITCHING CHARACTERISTICS


**Group Number**: 2

### **Group Members**:


Thathapudi Sanjeev Paul Joel - 2020AAPS0120H Aditya Anirudh - 2020AAPS0373H

### **Schematics**:

Symmetric Inverter:



Inverter with PMOS Width =  $1 \mu m$ :



### **Theoretical Calculations:**

We used the average current method in evaluating approximate values of low-to-high and high-to-low transition delays as follows:

High-to-Low Transition Here we're only concerned with the pull-down strength of NMOS. So we write the current equations w.r.t that -Vin = VoH, Vout = VoH Vin = Von, Vout = Vso% (Linear) 100 (Saturation) ID, IDI = 1 UnCox (W) (VGS-VT, N)  $= \frac{1}{2} \times 350 \times \left(\frac{400}{180}\right) \times \left(1.8 - 0 - 0.429\right)^{2}$ = 730.9715 MA . In= = Luncox (W) (CVas-VT, n) VDS - 1 VDS) =  $350\times(\frac{400}{180})\times((1.8-0.429)0.9-0.9^2)$ = 644.7 MA Iavg HL = IDI + ID2 = 687.83575MA.


TPHL = ΔV. CL = 0.9 × 10-15 ≈ 1.31ps

Low-to-High Transition -> Here we're only concerned with the pull-up strength of PMOS. So we write the current equations as follows -

Vin = Vol , Vout = V50% Vin= Vol, Vout = Vol (Saturation) ID, Clinear) ID, ID1 = 1 Up Cox (W) (Vin - VDD - 4, P)


## Waveforms:

Symmetric Inverter:




 $t_{\mbox{\tiny PHL}}$  and  $t_{\mbox{\tiny PLH}}$  are nearly equal for a symmetrical inverter.

# Inverter with PMOS Width = 1 $\mu$ m:




# Observations:


# $t_{\mbox{\scriptsize PHL}}$ of symmetrical inverter:




# $t_{\text{PLH}}$ of symmetrical inverter:




 $t_{\text{rise}}$  of symmetrical inverter:




# $t_{\mbox{\tiny fall}}$ of symmetrical inverter:



 $t_{rise}$  of inverter with PMOS width = 1  $\mu$ m:



# $t_{fall}$ of inverter with PMOS width = 1 $\mu$ m:



#### **Metrics Measured:**

### Symmetrical Inverter:

$$t_{\text{PHL}}$$
 (theoretical) = 1.31 ps  $t_{\text{rise}} = t_{\text{fall}} = 151.7$  ps  $t_{\text{PLH}}$  (theoretical) = 1.36 ps  $t_{\text{PHL}}$  (practical) = 75.69 ps  $t_{\text{PLH}}$  (practical) = 71.25 ps

*Inverter with PMOS Width = 1 \mum*:

$$t_{rise} = t_{fall} = 166.8 \text{ ps}$$

#### Inferences:

- 1. t<sub>PLH</sub> and t<sub>PHL</sub> values for theoretical and practical cases differ very much probably because the rise and fall times of the input signal applied is non-zero in value.
- 2. Also we saw in our previous experiment that the delay values of low-to-high and high-to-low transitions are much higher than in this experiment (of the order of µsec). This is because the load capacitance has changed from 1pF to 1fF.

delay 
$$\propto R^*C_{load}$$

3. Upon decreasing the width of the PMOS transistor (pull-up transistor) from 2.025  $\mu m$  to 1  $\mu m$ , the rise and fall times of the inverter increased. This is because, as the width of PMOS is reduced, the amount of average pull-up current also reduces thus taking more time to charge the load capacitor than before. Hence, the rise time increases.

#### **Conclusion**:

In this experiment, we learned how to evaluate the transition delays, rise time, and fall time for a CMOS inverter using the calculator tool in Cadence Virtuoso. We also studied the effect on the rise and fall time values upon modifying the widths of the NMOS and PMOS transistors.