

Exercise 6

1. Design a positive edge-triggered T flip-flop and calculate its setup time, hold time, and clock-q delay.