
# VLSI LAB Exercise-5 8:1 MUX using Pass Transistors and level restoring circuit

**Group Number**: 2

**Group Members**:

Thathapudi Sanjeev Paul Joel - 2020AAPS0120H Aditya Anirudh - 2020AAPS0373H

**Design Workout**:



$$F = S_{2}^{\prime} \left[ S_{1}^{\prime} \left\{ S_{0}^{\prime} I_{0} + S_{0} I_{1} \right\} + S_{1} \left\{ S_{0}^{\prime} I_{2} + S_{0} I_{3} \right\} \right]$$

$$S_{2}^{\prime} \left[ S_{1}^{\prime} \left\{ S_{0}^{\prime} I_{0} + S_{0} I_{1} \right\} + S_{1} \left\{ S_{0}^{\prime} I_{2} + S_{0} I_{3} \right\} \right]$$

$$S_{0}^{\prime} I_{1}$$

$$S_{0}^{\prime} I_{2}$$

$$S_{0}^{\prime} I_{3}$$


$$S_{0}^{\prime} I_{4}$$

$$S_{0}^{\prime} I_{5}$$


$$S_{0}^$$

### **Schematics**:

## 8:1 MUX Schematic:-



# Inverter Modification:-





## Waveforms:

# Before using a level restorer:-


For  $S_2S_1S_0 = I_1$ :








For  $S_2S_1S_0 = I_5$ :




# After using a level restorer:-


For  $S_2S_1S_0 = I_1$ :



For  $S_2S_1S_0 = I_4$ :



## For $S_2S_1S_0 = I_5$ :



#### **Metrics Measured:**

All the analysis below has been done by fixing NMOS width of the inverter, and varying the PMOS width of the level restorer and inverter present in level restorer.

1. 
$$W_{P-level\ restorer}$$
 = 400 nm,  $W_{P-inverter}$  = 400 nm:  $t_{pHL}$  = 12.16 ns  $t_{pLH}$  = 12.2 ns

Power dissipation = 182.2 nW

2. 
$$W_{P\text{-level restorer}}$$
 = 400 nm,  $W_{P\text{-inverter}}$  = 2.025  $\mu$ m:  $t_{pHL}$  = 11.44 ns  $t_{pLH}$  = 20.32 ns Power dissipation = 205.6 nW

3. 
$$W_{P-level\ restorer}$$
 = 800 nm,  $W_{P-inverter}$  = 4.675  $\mu$ m:  $t_{pHL}$  = 1.359 ns  $t_{pLH}$  = 21.16 ns Power dissipation = 13.17  $\mu$ W

#### Inferences:

- 1. To make the circuit perform a rail-to-rail swing, we need to size the level restorer components: PMOS transistor and inverter appropriately. Fixing the width of the NMOS transistor (here at 400 nm) in the inverter, we can alter the values of PMOS transistors to get the desired voltage swing. Notably, the PMOS in the inverter should be able to pull up the input to the other PMOS transistor as quickly as possible so it has to be sized larger than the PMOS performing the level restoration. This is to ensure that the latter PMOS gets switched OFF as quickly as possible.
- 2. By fixing the width of the level restorer PMOS, if we try to improve the high-to-low transitional delay of the circuit, by increasing the inverter's PMOS width, we would pay for increased delay for the low-to-high transition and increased power dissipation. This is because of the decreased relative pull-down strength of NMOS in the inverter and increase in the net average current in the circuit respectively.

3. If we increase the width of the level restorer PMOS and sufficiently size the PMOS of inverter for proper level restoration, then the high-to-low transitional delay is improved drastically due to a high rise in the current delivered by level restorer PMOS. However, we penalize the circuit by the increased delay in the low-to-high transition and drastic rise in the power dissipated as the average current consumed by the circuit increases.

#### Conclusion:

In this exercise, we first designed an 8:1 MUX using only pass transistors. Later, on observing that the circuit does not have a complete rail-to-rail swing, we inserted a level restoring circuit consisting of an inverter and a PMOS transistor in the feedback path to restore the level of the waveforms generated. Finally, we observed that by including the level restorer, although we have gained a complete rail-to-rail voltage swing, as a tradeoff, we have added chip area (more transistors), increased delay and power dissipation.