
## **VLSI LAB Exercise-4 3-bit Magnitude Comparator**

**Group Number**: 2

### **Group Members:**

Thathapudi Sanjeev Paul Joel - 2020AAPS0120H Aditya Anirudh - 2020AAPS0373H

## **Design Workout**:



3 Less Than.

For A < B

(i) A2 < B2

 $C_1 = A_2' B_2$ 

(ii) A2=B2, A1<B,

C2 = (A20B2)A/B1

(iii) A2=B2; A1=B1, A0<B0

C3 = (A20B2).(A10B1) A6B0

=> LT = Q + C2 + C3


=)  $LT = A_2'B_2 + (A_2O B_2)A_1'B_1 + (A_2O B_2)(A_1O B_1)A_0'B_0$ 

Similar to less, the following expression can be obtained-


 $GT = A_2 B_2' + (A_2 O B_2) A_1 B_1' + (A_2 O B_2) \cdot (A_1 O B_1) \cdot A_0 B_0'$ 

# Schematics:


# Main schematic:-




**Excitation schematic:-**




Schematic for Equality logic:-




# Schematic for Less Than logic:-



Schematic for Greater Than logic:-



#### Waveforms:



### **Conclusion**:

In this exercise first we **derived the logic function using the behavioral description** of the 3-bit magnitude comparator and then used the derived logic function to implement the logic operation in Cadence Virtuoso using logic gates. Then, we simulated the circuit using suitable pulse waveforms for each input to obtain the results.