Skip to content

Conversation

@fkokosinski
Copy link
Member

This PR relegates some of the Microchip RISC-V area maitainers to the collabolator tier.

This commit relegates some of the Microchip RISC-V area maitainers to the
collabolator tier.

Signed-off-by: Filip Kokosinski <fkokosinski@antmicro.com>
@sonarqubecloud
Copy link

sonarqubecloud bot commented Dec 9, 2025

@fkokosinski fkokosinski marked this pull request as ready for review December 9, 2025 09:30
Copy link
Contributor

@kgugala kgugala left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@nashif
Copy link
Member

nashif commented Dec 9, 2025

@fkokosinski can we do the same for RISCV arch?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

area: MAINTAINER File size: XS A PR changing only a single line of code

Projects

None yet

Development

Successfully merging this pull request may close these issues.

7 participants