Skip to content

Conversation

@harristomy
Copy link
Contributor

We are using a custom board that uses the STM32U535 SoC, similar to #78910.

This PR adds the necessary modifications to the soc files and addition of the dts files required.

The only difference between this SoC and the 545 is the lack of the HW Encryption module, hence the deletion of the peripheral in the devicetree file.

@github-actions
Copy link

github-actions bot commented May 9, 2025

Hello @harristomy, and thank you very much for your first pull request to the Zephyr project!
Our Continuous Integration pipeline will execute a series of checks on your Pull Request commit messages and code, and you are expected to address any failures by updating the PR. Please take a look at our commit message guidelines to find out how to format your commit messages, and at our contribution workflow to understand how to update your Pull Request. If you haven't already, please make sure to review the project's Contributor Expectations and update (by amending and force-pushing the commits) your pull request if necessary.
If you are stuck or need help please join us on Discord and ask your question there. Additionally, you can escalate the review when applicable. 😊

@harristomy harristomy force-pushed the main branch 2 times, most recently from a742232 to efd3da1 Compare May 12, 2025 21:55
@harristomy
Copy link
Contributor Author

Sorry, not sure why the line endings for that one file was changed to CRLF, force pushed again just now, hopefully this should be the last push 😓 @erwango

@harristomy harristomy force-pushed the main branch 2 times, most recently from 645054c to 90ab5d2 Compare May 13, 2025 04:28
/ {
soc {
/* USB-C PD is not available on this part. */
/delete-node/ ucpd@4000dc00;
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Could you fix the indentation?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

done (I hope)

num-bidir-endpoints = <8>;
ram-size = <2048>;
maximum-speed = "full-speed";
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x01000000>,
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

prefer STM32_CLOCK(APB2, 24)

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done

/ {
sram0: memory@20000000 {
/* SRAM1 + SRAM2 */
reg = <0x20000000 DT_SIZE_K(256)>;
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

indenation

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done

Copy link
Contributor Author

@harristomy harristomy left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

🤞🏽

/ {
soc {
/* USB-C PD is not available on this part. */
/delete-node/ ucpd@4000dc00;
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

done (I hope)

num-bidir-endpoints = <8>;
ram-size = <2048>;
maximum-speed = "full-speed";
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x01000000>,
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done

/ {
sram0: memory@20000000 {
/* SRAM1 + SRAM2 */
reg = <0x20000000 DT_SIZE_K(256)>;
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done

num-bidir-endpoints = <8>;
ram-size = <2048>;
maximum-speed = "full-speed";
clocks = <&rcc STM32_CLOCK(APB2, 24) 0x01000000>,
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

remove the 3rd value: macro already STM32_CLOCK() expands to 2 values: bus ID + clock enable bit mask.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

done

ram-size = <2048>;
maximum-speed = "full-speed";
clocks = <&rcc STM32_CLOCK(APB2, 24) 0x01000000>,
<&rcc STM32_SRC_HSI48 ICKLK_SEL(0)>;
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Could you indent this line by 1 extra tab?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

done

Adds the u535 soc, similar to the u545 except without the AES HW
accelerator

signed-off-by: Harris Tomy <harristomy@gmail.com>
@sonarqubecloud
Copy link

@kartben kartben merged commit e31a6be into zephyrproject-rtos:main May 14, 2025
26 checks passed
@github-actions
Copy link

Hi @harristomy!
Congratulations on getting your very first Zephyr pull request merged 🎉🥳. This is a fantastic achievement, and we're thrilled to have you as part of our community!

To celebrate this milestone and showcase your contribution, we'd love to award you the Zephyr Technical Contributor badge. If you're interested, please claim your badge by filling out this form: Claim Your Zephyr Badge.

Thank you for your valuable input, and we look forward to seeing more of your contributions in the future! 🪁

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

platform: STM32 ST Micro STM32

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants