-
Notifications
You must be signed in to change notification settings - Fork 8.3k
boards: frdm_mcxa577: add frdm_mcxa577 board #99885
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
boards: frdm_mcxa577: add frdm_mcxa577 board #99885
Conversation
peterwangsz
commented
Nov 24, 2025
- add soc mcxa577
- add board frdm_mcxa577
|
The following west manifest projects have changed revision in this Pull Request:
✅ All manifest checks OK Note: This message is automatically posted and updated by the Manifest GitHub Action. |
2e805c8 to
b3e87af
Compare
b3e87af to
629836c
Compare
368e665 to
a240666
Compare
26de469 to
05413c7
Compare
|
the Ci failure is due to #100426 |
| }; | ||
|
|
||
| &cpu0 { | ||
| clock-frequency = <20000000>; |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
CLOCK_INIT_CORE_CLOCK is defined as 12MHz, which one is right?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
it should be 12000000, will correct in new commit, thanks.
dts/arm/nxp/nxp_mcxa5x.dtsi
Outdated
| @@ -0,0 +1,26 @@ | |||
| /* | |||
| * Copyright 2024 NXP | |||
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
make sure using right year.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Several files need be updated.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
will fix in new commit, thanks
dts/arm/nxp/nxp_mcxa5x_common.dtsi
Outdated
| interrupts = <31 0>; | ||
| clocks = <&syscon MCUX_LPUART0_CLK>; | ||
| /* DMA channels 4 and 5, muxed to LPUART RX and TX */ | ||
| dmas = <&edma0 4 21>, <&edma0 5 22>; |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
just confirm the reason behind, why all the lpuart instances share the same dma channel 4 and 5?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
fixed in new commit, thanks for the founding, it was caused by incorrect copy-paste :)
|
|
||
| flash: flash@0 { | ||
| compatible = "soc-nv-flash"; | ||
| reg = <0 DT_SIZE_M(2)>; |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
In frdm_mcxa577.yaml the flash is 640, here is 2M, is that a mismatch?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
2M is correct, will update frdm_mcxa577.yaml in new commit, thanks.
| .. include:: ../../common/board-footer.rst.inc | ||
|
|
||
| .. _MCX-A577 SoC Website: | ||
| https://www.nxp.com/products/MCX-A34X |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Wrong link.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
will fix in new commit, thanks.
1. add mcxa577 support into hwinfo_mcux_mcx_cmc Signed-off-by: Peter Wang <chaoyi.wang@nxp.com>
05413c7 to
9e1b965
Compare
9e1b965 to
e6fe045
Compare
| #include <soc.h> | ||
|
|
||
| /* Core clock frequency: 12MHz in FPGA */ | ||
| #define CLOCK_INIT_CORE_CLOCK 12000000U |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
In index.rst 49, it says "The MCX-A577 SoC is configured to use FRO running at 180MHz as a source for the system clock.", here is 12000000, is that a mismatch?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
it is a problem, will update to 12000000. the 12000000 is for FPGA, need further update after testing with silicon.
| =========== | ||
|
|
||
| The FRDM-MCXA577 SoC has 4 LPUART interfaces for serial communication. | ||
| LPUART 2 is configured as UART for the console. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
lpuart0?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
should be LPUART0, will update in new commit
| Hardware | ||
| ******** | ||
|
|
||
| - MCX-A577 Arm Cortex-M33 microcontroller running at 180 MHz |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
clock frequency not matched.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
will updated in new commit to align with clock configure in source code.
|
|
||
| reset: reset { | ||
| compatible = "nxp,lpc-syscon-reset"; | ||
| #reset-cells = <1>; |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
just confirm, does any driver support resets? if yes, please add the reset line in the node.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Did not find driver support the reset, so not add the reset line in current commit.
1. add soc mcxa577 2. add board frdm_mcxa577 Signed-off-by: Peter Wang <chaoyi.wang@nxp.com>
e6fe045 to
8691dc2
Compare
|


