# RealView® ARMulator® ISS

Version 1.4

**User Guide** 



# RealView ARMulator ISS User Guide

Copyright © 2002-2004 ARM Limited. All rights reserved.

#### **Release Information**

The following changes have been made to this book.

#### **Change History**

Date	Issue	Change
August 2002	A	Release 1.3
	В	Not Released
January 2004	С	Release 1.4 for RVDS v2.1

#### **Proprietary Notice**

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

#### **Confidentiality Status**

This document is Open Access. This document has no restriction on distribution.

#### **Product Status**

The information in this document is final, that is for a developed product.

#### Web Address

http://www.arm.com

# Contents

# RealView ARMulator ISS User Guide

	Prefa		
		About this book	vi
		Feedback	ix
Chapter 1	Intro	duction	
-	1.1	RealView ARMulator ISS overview	1-2
Chapter 2	RVIS	S Basics	
•	2.1	About RVISS	2-2
	2.2	RealView Connection Broker connections to RVISS	2-4
	2.3	RVISS components	2-6
	2.4	Tracer	
	2.5	Profiler	2-16
	2.6	RVISS cycle types	2-18
	2.7	Pagetable module	2-23
	2.8	Default memory model	
	2.9	Memory modeling with mapfiles	2-32
	2.10	Semihosting	2-35
	2.11	Peripheral models	2-36
Chapter 3	Writi	ng RVISS Models	
•	3.1	The RVISS extension kit	3-2

	3.2	Writing a new peripheral model	3-6
	3.3	Building a new model	3-8
	3.4	Configuring RVISS to use a new model	
	3.5	Configuring RVISS to disable a model	
Chapter 4	RVIS	SS Reference	
-	4.1	SimRdi_Manager interface	4-3
	4.2	RVISS models	
	4.3	RVISS model insertion	4-22
	4.4	Communicating with the core	4-26
	4.5	Basic model interface	4-36
	4.6	The memory interface	
	4.7	Memory model interface	
	4.8	Coprocessor model interface	
	4.9	Exceptions	4-63
	4.10	Events	4-66
	4.11	Handlers	4-70
	4.12	Memory access functions	
	4.13	Event scheduling functions	
	4.14	General purpose functions	4-78
	4.15	Accessing the debugger	
	4.16	Tracer	
	4.17	Map files	
	4.18	RVISS configuration files	
	4.19	ToolConf	
	4.20	Reference peripherals	

# Glossary

# **Preface**

This preface introduces the *RealView® ARMulator® Instruction Set Simulator* (RVISS) target. It contains the following sections:

- About this book on page vi
- Feedback on page ix.

#### About this book

This book provides reference information for RVISS, the ARM® processor simulator.

#### Intended audience

This book is written for all developers who are using one of the ARM debuggers, such as RealView Debugger. It assumes that you are an experienced software developer, and that you are familiar with the ARM development tools as described in either the RealView Compilation Tools Getting Started Guide or RealView Compilation Tools Compiler and Libraries Guide.

## Using this book

This book is organized into the following chapters:

#### Chapter 1 Introduction

Read this chapter for an introduction to the material in this book, and a summary description of the RVISS.

#### Chapter 2 RVISS Basics

Read this chapter for a description of RVISS, the ARM instruction set simulator.

#### Chapter 3 Writing RVISS Models

Read this chapter for help in writing your own extensions and modifications to RVISS.

# Chapter 4 RVISS Reference

This chapter provides more details to help you use RVISS.

# **Typographical conventions**

The following typographical conventions are used in this book:

italic Highlights important notes, introduces special terminology, denotes

internal cross-references, and citations.

bold Highlights interface elements, such as menu names. Also used for

emphasis in descriptive lists, where appropriate, and for ARM processor

signal names.

monospace Denotes text that can be entered at the keyboard, such as commands, file

and program names, and source code.

monospace Denotes a permitted abbreviation for a command or option. The

underlined text can be entered instead of the full command or option

name.

monospace italic

Denotes arguments to commands and functions where the argument is to

be replaced by a specific value.

monospace bold

Denotes language keywords when used outside example code.

# **Further reading**

This section lists publications from both ARM Limited and third parties that provide additional information on developing code for the ARM family of processors.

ARM periodically provides updates and corrections to its documentation. See http://www.arm.com for current errata sheets and addenda, and the ARM Frequently Asked Questions.

# **ARM** publications

This book contains information that is specific RVISS. See your debugger documentation for information on using RVISS with the your debugger.

#### **Feedback**

ARM Limited welcomes feedback on both RealView ARMulator ISS, and its documentation.

#### Feedback on RealView ARMulator ISS

If you have any problems with RealView ARMulator ISS, contact your supplier. To help your supplier provide a rapid and useful response, give:

- your name and company
- the serial number of the product
- details of the release you are using
- details of the platform you are running on, such as the hardware platform, operating system type and version
- a small stand-alone sample of code that reproduces the problem
- a clear explanation of what you expected to happen, and what actually happened
- the commands you used, including any command-line options
- sample output illustrating the problem
- the version string of the tool, including the version number and date.

#### Feedback on this book

If you have any problems with this book, send email to errata@arm.com giving:

- the document title
- the document number
- the page number(s) to which you comments apply
- a concise explanation of your comments.

General suggestions for additions and improvements are also welcome.

Preface

# Chapter 1 Introduction

This chapter introduces the debug support facilities provided in the *RealView® ARMulator® Instruction Set Simulator* (RVISS) version 1.4. It contains the following section:

• RealView ARMulator ISS overview on page 1-2.

#### 1.1 RealView ARMulator ISS overview

You can debug your prototype software using RealView Debugger, *ARM eXtended Debugger v1.3* (AXD v1.3), or the *ARM Symbolic Debugger* (armsd). The debugger runs on your host computer, and is connected to a target system that runs your prototype software.

Your target system can be any one of:

- a software simulator, RVISS, simulating ARM® hardware
- an ARM evaluation or development board
- a third-party ARM architecture-based development board
- ARM architecture-based hardware of your own design.

This document describes only the RVISS. For details of the other target systems, see the documentation for that target.

#### 1.1.1 What is RealView ARMulator ISS?

RVISS is supplied with RealView Developer Suite. RVISS is an *Instruction Set Simulator* (ISS). It simulates the instruction sets and architecture of ARM processors, together with a memory system and peripherals. You can extend it to simulate other peripherals and custom memory systems (see Chapter 3 *Writing RVISS Models*).

You can use RVISS for software development and for benchmarking ARM architecture-targeted software. It models the instruction set and counts cycles. There are limits to the accuracy of benchmarking. See *Accuracy* on page 2-2.

#### **RVISS Interfaces**

RVISS includes facilities for communication with a debugger. A debugger can communicate with RVISS using the following interfaces:

#### Remote Debug Interface

Remote Debug Interface (RDI) enables a debugger to communicate with RVISS when the debugger and RVISS are on the same host.

Note

You can connect to only one target on the RDI interface. For example, if you are connected to RVISS through RDI, and you also have a Multi-ICE RDI target, then you cannot connect to that Multi-ICE RDI target.

Table 1-1 on page 1-3 shows the RVISS interfaces supported on each platform for the ARM debuggers.

#### **RealView Connection Broker**

*RealView Connection Broker* enables a debugger to communicate with RVISS in one of two modes:

- local mode (RealView Simulator Broker) enables a debugger to connect to RVISS when they are both on the same host
- remote mode (RealView Network Broker) enables a debugger to connect to a remote RVISS.

You can have multiple connections to RVISS when using the RealView Connection Broker interface.

See *RealView Connection Broker connections to RVISS* on page 2-4 for more details.

Table 1-1 shows the RVISS interfaces supported on each platform for the ARM debuggers.

Table 1-1 ARM debugger support of RVISS interfaces on each platform

ARM Debugger	Remote Debug Interface	RealView Connection Broker
RealView Debugger <sup>a</sup>	Windows	Windows, Red Hat Linux, and Sun Solaris
AXD v1.3b	Windows	
armsd	Windows, Red Hat Linux, and Sun Solaris	

- a. You can have concurrent RDI and RealView Connection Broker connections to RVISS.
- b. AXD v1.3 is available only on Windows.

Also, see Functional differences between the RDI and RealView Connection Broker interfaces on page 2-3.

# 1.1.2 Semihosting

You can use the I/O facilities of the host computer, instead of providing the facilities on your target system. This is called *semihosting* (see the *RealView Compilation Tools Compiler and Libraries Guide* for details).

The ARM C and C++ code use semihosting facilities by default.

To access semihosting facilities from assembly code, use semihosting *Software Interrupts* (SWIs). RVISS intercepts semihosting SWIs and requests service from the host computer.

Introduction

# Chapter 2 RVISS Basics

This chapter describes *RealView® ARMulator® Instruction Set Simulator* (RVISS), a collection of programs that provide software simulation of ARM® processors. It contains the following sections:

- *About RVISS* on page 2-2
- RealView Connection Broker connections to RVISS on page 2-4
- RVISS components on page 2-6
- Tracer on page 2-9
- *Profiler* on page 2-16
- *RVISS cycle types* on page 2-18
- *Pagetable module* on page 2-23
- Default memory model on page 2-31
- Memory modeling with mapfiles on page 2-32
- Semihosting on page 2-35
- *Peripheral models* on page 2-36.

#### 2.1 About RVISS

RVISS is an instruction set simulator. It simulates the instruction sets and architecture of various ARM processors. To run software on RVISS, you can access it using any ARM debugger (see *RVISS Interfaces* on page 1-2).

RVISS is suited to software development and benchmarking ARM architecture-targeted software. It models the instruction set and counts cycles (see *RVISS cycle types* on page 2-18). There are limits to the accuracy of benchmarking and cycle counting, see *Accuracy*.

RVISS provides all the facilities required to enable complete C or C++ programs to run on the simulated system. See also *RealView Compilation Tools Compiler and Libraries Guide* for information on the C library semihosting SWIs supported by RVISS.

# 2.1.1 Accuracy

RVISS is not 100% cycle accurate, because it is not based on the actual processor design. In general, models of the less complex, uncached ARM processor cores are cycle accurate, but models of the cached variants might not correspond exactly with the actual hardware.

RVISS is suitable for use as a software development tool for system design, but a hardware model must be used if 100% accuracy is required.

RVISS does not model Asynchronous Mode on cached cores. If you set the control bits in CP15 to specify Asynchronous Mode, RVISS gives a warning:

Set to Asynch mode, WARNING this is not supported

You can continue debugging, but RVISS behaves exactly as it does in Synchronous Mode.

RVISS memory models do not support multilayer *Advanced High-speed Bus* (AHB). Cores with multiple external buses, such as the ARM926EJ-S<sup>™</sup> and ARM11 variants, present a unified bus to the memory system.

For the ARM10 models and Intel XScale microarchitecture processors, the times of data access are, within a cycle, the time the instruction that produced the data access was executed. Because load and store operations can be performed when other instructions execute this might be confusing. Because of the nature of timings on the ARM10 models and Intel XScale microarchitecture processors, in general the timing is reasonable if taken over many instructions, though part of the execution time of individual instructions might overlap with subsequent instructions.

#### 2.1.2 Functional differences between the RDI and RealView Connection Broker interfaces

The major functional differences between the RDI and RealView Connection Broker interfaces of RVISS, for the ARM debuggers, are summarized in Table 2-1.

Table 2-1 Functional differences between the RVISS interfaces

Feature	Remote Debug Interface			RealView Connection Broker
	RealView Debugger	AXD v1.3	armsd	_
Number of possible connections to RVISS per debugger instantiation	One	One	One	Many
Connection types supported	Local	Local	Local	Local and remote
Trace	ETM emulation only <sup>a</sup>	Use either:  ETM emulation <sup>a</sup> RDI logging (\$rdi_log). <sup>b</sup>	RDI logging only (\$rdi_log) <sup>b</sup>	Use either:  RDI logging (@rviss_log) <sup>b</sup> RealView Debugger Analysis window. <sup>c</sup>
RVISS cycle counts	Accessed using @cycle_count	Accessed using \$statistics	Accessed using \$statistics	Accessed using \$statistics
Semihosting	@SEMIHOST_WINDOW is	fferences in semihosting cons available when connected the r. For more details, see <i>Semih</i>	nrough RDI, but not wh	en connected through RealView

a. See the section on setting simple tracepoints in the RealView Debugger Extensions User Guide for more details.

b. See Tracer on page 2-9 for details.

c. See the section on simulators using simulator broker in the RealView Debugger Extensions User Guide for more details.

## 2.2 RealView Connection Broker connections to RVISS

The RealView Connection Broker connection to RVISS enables a debugger to connect to RVISS using a network connection. A debugger must provide the RealView Connection Broker interface to RVISS. RVISS models communicate with RealView Connection Broker through an intermediate interface called <code>SimRdi\_Manager</code>. See your GUI debugger <code>User Guide</code> for more details on how to use RealView Connection Broker to connect to RVISS.

Figure 2-1 is a simplified diagram showing the interaction between a GUI debugger and RVISS through the RealView Connection Broker.




Figure 2-1 Debugger connections to RVISS

In Figure 2-1 on page 2-4, the GUI debugger must first establish a connection to RVISS at the request of the user. The connection is established as follows, and the numbers in parentheses refer to the callouts on the diagram:

- 1. The GUI debugger contacts the *Target Vehicle Server* (TVS) (1). TVS contains information about the debug target, in this case, RVISS.
- 2. TVS contacts RealView Connection Broker. RealView Connection Broker operates in two modes, local and remote:
  - If RVISS is on the local host, then TVS contacts RealView Simulator Broker (2).
  - If RVISS is on a remote host, TVS contacts RealView Network Broker on that host (3).

The remainder of this description assumes that RVISS is on the local host, because the interaction process for a remote RVISS is very similar.

- 3. The RealView Simulator Broker activates RVISS through the REMSIM interface (4), and this in turn calls SimRdi\_Manager.
- 4. SimRdi\_Manager instantiates the required RVISS model (5).
- 5. The RVISS model registers with SimRdi\_Manager, advertising the SimRdi\_Manager services it is providing, and installs a listener to wait for announcements from SimRdi\_Manager (6).
- 6. When the RVISS model setup is finished, requests can be received from, and responses sent to, the GUI debugger (7).

*SimRdi\_Manager interface* on page 4-3 describes how to write RVISS models that communicate with the SimRdi\_Manager interface.

—— Note ———
If you are using RealView Debugger, this is the only method of connecting to RVISS or
a Red Hat Linux or Sun Solaris system.

This method of connecting to RVISS is not supported in AXD v1.3 or armsd.

# 2.2.1 Features supported through RealView Connection Broker connections to RVISS

RealView Connection Broker connections to RVISS support the following features:

- data trace
- watch points
- ability to connect to multiple instances of RVISS.

# 2.3 RVISS components

RVISS consists of a series of modules, implemented as *Dynamic Link Libraries* (.dll files) for Windows, or as *Shared Objects* (.so files for Red Hat Linux or Sun Solaris, or .sdi on all platforms).

The main modules are:

- a model of the ARM processor core
- a model of the memory used by the processor.

There are alternative predefined modules for each of these parts. You can select the combination of processor and memory model you want to use.

One of the predefined memory models, mapfile, enables you to specify a simulated memory system in detail. mapfile enables you to specify narrow memories and wait states (see *Memory modeling with mapfiles* on page 2-32).

In addition there are predefined modules which you can use to:

- model additional hardware, such as a coprocessor or peripherals
- model pre-installed software, such as a C library, semihosting SWI handler, or an operating system
- extract debugging or benchmarking information (see *Tracer* on page 2-9 and *Profiler* on page 2-16).

——— Note ———	
Profiler does not work with RealView	Debugger.

You can use different combinations of predefined modules and different memory maps (see *Configuring RVISS* on page 2-7).

You can write your own modules, or edit copies of the predefined ones, if the modules provided do not meet your requirements. For example:

- to model a different peripheral, coprocessor, or operating system
- to model a different memory system
- to provide additional debugging or benchmarking information.

The source code of some modules is supplied. You can use these as examples to help you write your own modules (see Chapter 3 *Writing RVISS Models*).

## 2.3.1 Configuring RVISS

You can configure some of the details of RVISS from a debugger such as RealView Debugger.

To make other configuration adjustments you must edit copies of .ami files. The following .ami files are supplied with RVISS:

- bustypes.ami
- default.ami
- example1.ami
- peripherals.ami
- processors.ami
- v6processors.ami
- vfp.ami.

These files are located in:

install\_directory/RVARMulator/ARMulator/1.4/build/platform

## In this path:

- platform is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- For Windows, replace / with \.

If you write any RVISS models of your own, you can produce additional .ami files to allow your models to be configured. See *RVISS configuration files* on page 4-102 for details of how to do this.

When RVISS is started by the debugger, it reads all the .ami files on any of the paths it finds in the environment variable ARMCONF. This is initially set up to point to the RVISS directory:

install\_directory/RVARMulator/ARMulator/1.4/build/platform

——— Note ———
RVISS reads all .ami files on these paths. Change the file extension of any back-ups you
make of files that you have edited. This prevents RVISS reading both the old and new
versions. If you do not do this, the old version might over-ride the new one, depending
on the order that RVISS encounters them

Note	
Where there is a conflict bety	ween configuration settings in a .ami file, and settings agger, your debugger settings take precedence.

#### 2.4 Tracer

You can use Tracer to trace instructions, memory accesses, and events. The configuration file peripherals.ami controls what is traced (see *RVISS configuration files* on page 4-102).

This section contains the following subsections:

- Debugger support for tracing
- *Interpreting trace file output* on page 2-10
- *Configuring Tracer* on page 2-14.

# 2.4.1 Debugger support for tracing

If your debugger does not have direct support for tracing, Tracer uses bit 4 of the RDI logging level variable to enable or disable tracing. The logging level variable is one of:

- \$rdi\_log
- @rviss\_log in RealView Debugger
- an equivalent for your debugger.

See your debugger documentation for details on using tracing with RVISS.

Note			
Tracer is turned on and	off by the debugger,	but is controlled by	the .ami files

#### 2.4.2 Interpreting trace file output

This section describes how you interpret the output from Tracer.

#### Example of a trace file

The following example shows part of a trace file:

```
Date: Thu Aug 9 16:41:36 2001
Source: Armul
Options: Trace Instructions (Disassemble) Trace Memory Cycles
BNR40___ A0000000 00000C1E
BNR80 00008000 E28F8090 E898000F
BSR80___ 00008008 E0800008 E0811008
BSR80 00008010 E0822008 E0833008
BSR80___ 00008018 E240B001 E242C001
MNR40 00008000 E28F8090
IT 00008000 e28f8090 ADD
                             r8,pc,#0x90 ; #0x8098
MNR40 00008004 E898000F
IT 00008004 e898000f LDMIA
                             r8, \{r0-r3\}
BNR40 A0000000 00000C1E
BNR80 00008098 00007804 00007828
BSR80___ 00008080 10844009 E3C44003
BSR80___ 00008088 E2555004 24847004
BSR80___ 00008090 8AFFFFC EAFFFF2
MNR8____ 00008098 00007804 00007828
BNR80 000080A0 00007828 00007840
BSR80 000080A8 E3A00840 E1A0F00E
BSR80 000080B0 E92D400C E28F0014
BSR80 000080B8 E5901000 E5900004
MNR8____ 000080A0 00007828 00007840
MNR40___ 00008008 E0800008
IT 00008008 e0800008 ADD
                             r0, r0, r8
MNR40 0000800C E0811008
IT 0000800C e0811008 ADD
                             r1, r1, r8
MNR40___ 00008010 E0822008
```

The following types of line can be present in a trace file:

- Trace memory (M lines) on page 2-11
- Trace instructions (I lines) on page 2-12
- Trace events (E lines) on page 2-12
- Trace registers (R lines) on page 2-13
- *Trace bus (B lines)* on page 2-13.

## **Trace memory (M lines)**

M lines indicate:

- memory accesses, for cores without on-chip memory
- on-chip memory accesses, for cores with on-chip memory.

They have the following format for general memory accesses:

M<type><rw><size>[0][L][S] <address> <data>

where:

<type> indicates the cycle type:

S sequential

N nonsequential.

<rw> indicates either a read or a write operation:

R read W write.

<size> indicates the size of the memory access:

word (32 bits)halfword (16 bits)

1 byte (8 bits).

0 indicates an opcode fetch (instruction fetch).

L indicates a locked access (SWP instruction).

S indicates a speculative instruction fetch.

D indicates that the **DMORE** signal of the ARM9TDMI® data interface is

HIGH.

<address> gives the address in hexadecimal format, for example 00008008.

<data> can show one of the following:

value gives the read/written value, for example EB00000C(wait) indicates nWAIT was LOW to insert a wait state(abort) indicates ABORT was HIGH to abort the access.

Trace memory lines can also have any of the following formats:

MI for idle cycles

MC for coprocessor cycles

MIO for idle cycles on the instruction bus of Harvard architecture processors

such as ARM9TDMI.

#### Trace instructions (I lines)

The format of the trace instruction (I) lines is as follows:

[ IT | IS ] <instr\_addr> <opcode> [<disassembly>]

For example:

IT 00008044 e04ec00f SUB r12,r14,pc

where:

IT indicates that the instruction was taken.

IS indicates that the instruction was skipped (almost all ARM

instructions are conditional).

<instr\_addr> shows the address of the instruction in hexadecimal format, for

example 00008044.

<opcode> gives the opcode in hexadecimal format, for example e04ec00f.

<disassembly> gives the disassembly (uppercase if the instruction is taken), for

example, SUB r12, r14, pc. This is optional and is enabled by

setting Disassemble=True in peripherals.ami.

Branches with link in Thumb<sup>®</sup> code appear as two entries, with the first marked:

1st instr of BL pair.

## Trace events (E lines)

The format of the event (E) lines is as follows:

E <word1> <word2> <event\_number>

For example:

E 00000048 00000000 10005

where:

<word1> gives the first of a pair of words, such as the pc value.

<word2> gives the second of a pair of words, such as the aborting address.

<event\_number>

gives an event number, for example 0x10005. This is MMU Event\_ITLBWalk. Events are described in *Events* on page 4-66.

# Trace registers (R lines)

The format of the event (R) lines is as follows:

R <register>=<newvalue>[,<anotherregister>=<newvalue>[...]]

For example:

R r14=20000060, cpsr=200000d3

where:

<register> is a register that has a new value as a result of the current

instruction.

<newvalue> is the new contents of <register>.

## Trace bus (B lines)

The format of bus (B) lines is the same as the format of M lines. B lines indicate off-chip memory accesses.

## 2.4.3 Configuring Tracer

Tracer has its own section in the RVISS peripherals configuration file (peripherals.ami): { Default\_Tracer=Tracer ;; Output options - can be plaintext to file, binary to file or to RDI log ;; window. (Checked in the order RDILog, File, BinFile.) ;VERBOSE=True ;RDILog=True RDILog=False File=armul.trc BinFile=armul.trc :: Tracer options - what to trace TraceInstructions=True TraceRegisters=True OpcodeFetch=True ;; Normally True is useful, but sometimes it's too expensive. TraceMemory=True ;TraceMemory=False TraceIdle=False TraceNonAccounted=False TraceEvents=False ;; If there is a non-core bus, do we trace it (as well). TraceBus=True ;; Flags - disassemble instructions; start up with tracing enabled; Disassemble=True ;Set to True to output instuctions and memory-accesses in "ARMEIS" format. TraceEIS=False StartOn=False where: **RDILog** instructs Tracer to output to the RDI log window in your debugger. File defines the file where the trace information is written. Alternatively, you can use BinFile to store data in a binary format. The other options control what is being traced: TraceInstructions traces instructions. TraceRegisters traces registers. OpcodeFetch traces instruction fetch memory accesses. TraceMemory traces memory accesses.

traces idle cycles.

TraceIdle

TraceNonAccounted traces unaccounted RDI accesses to memory. That is, those

accesses made by the debugger.

TraceEvents traces events. For more information, see *Tracing events* below.

TraceBus can be:

TRUE Bus (off-chip accesses traced)

FALSE Core (off-chip accesses not traced).

Disassemble disassembles instructions. Simulation is much slower if you

enable disassembly.

TraceEIS if set TRUE, changes output to a format compatible with other

simulators. This enables tools to compare traces.

Start0n instructs RVISS to trace as soon as execution begins.

# Other tracing controls

You can also control tracing using:

Range=low address, high address

tracing is carried out only within the specified address range.

Sample=*n* only every *n*th trace entry is sent to the trace file.

## **Tracing events**

When tracing events, you can select the events to be traced using:

EventMask=mask, value

only those events whose number when masked (bitwise-AND)

with mask equals value are traced.

Event=number only number is traced. (This is equivalent to

EventMask=0xFFFFFFFF, number.)

For example, the following traces only MMU/cache events:

EventMask=0xFFFF0000,0x00010000

See *Events* on page 4-66 for more information.

# 2.5 Profiler

Profiler is controlled by the debugger. See your debugger documentation for details.
Note
Profiler does not work with RealView Debugger.

In addition to profiling program execution time, Profiler enables you to use the profiling mechanism to profile events, such as cache misses.

When you turn profiling on from the debugger, you specify a number, n, to control the frequency of profiling. See *Configuring Profiler* on page 2-17 for details.

Profiler can profile both C and assembler language functions. To profile assembler language functions you must mark the functions with FUNCTION and ENDFUNC directives. See *RealView Compilation Tools Assembler Guide* for details.

## 2.5.1 Configuring Profiler

Profiler has its own section in peripherals.ami, the RVISS peripherals configuration file:

```
{ Default_Profiler=Profiler 
;VERBOSE=False 
;; For example - to profile the PC value when cache misses happen, set: 
;Type=Event 
;Event=0x00010001 
;EventWord=pc 
Type=MICROSECOND 
;;Alternatives for Type are 
;; Event, Cycle, Microsecond. 
;;If type is Event then alternatives for EventWord are 
;; Word1,Word2,PC. 
}
```

Every line in this section is a comment, so RVISS performs its default profiling. The default is to take profiling samples at intervals of 100 microseconds. See your debugger documentation for more information.

If this section is uncommented, data cache misses are profiled. See *Events* on page 4-66 for more information.

The Type entry controls how the profiling interval is interpreted:

Type=Microsecond	instructs Profiler to take samples every	<i>n</i> microseconds. This is the
------------------	--	------------------------------------

default.

Type=Cycle instructs Profiler to take samples every *n* instructions, and record

the number of memory cycles since the last sample.

Type=Event instructs Profiler to profiles every relevant events, see *Events* on

page 4-66. n is ignored.

EventMask=mask, value is also allowed. See *Tracer* on page 2-9.

# 2.6 RVISS cycle types

In addition to simulating instruction execution on ARM cores, RVISS counts bus and processor cycles. From your debugger you can access these counts as \$statistics (or the equivalent for your debugger).

This section describes the meaning of the various types of cycles counted. It contains the following sections:

- Cycle counters in RealView Debugger
- Uncached von Neumann cores on page 2-19
- Uncached Harvard cores on page 2-20
- Cached cores with MMUs or PUs and AMBA ASB interfaces on page 2-20
- Cached cores with MMUs or PUs and AMBA AHB interfaces on page 2-21
- Internal cycle types for cached cores on page 2-21
- *Core-specific verbose statistics* on page 2-22.

# 2.6.1 Cycle counters in RealView Debugger

RVISS increments cycle counters as reported by the cycle counter call in RDI. See *Unknown RDI information handler* on page 4-72 for more details. If an RDI cycle counter name is *X*, then the symbol @stats\_*X* is the cycle counter name, where *X* has all the non-alphanumeric characters converted to underscores. These counters appear in a register tab.

For RealView Debugger tracing, however, \$statistics is not used. Instead, RealView Debugger uses @cycle\_count. This is provided by the memory callback service that watches the bus between the core and the cache or memory, and provides a reasonable definition of time.

Note
The bus ratio between the inside of the core and the outside might mean that
ecycle_count is several times the value of the other clock.

#### 2.6.2 Uncached von Neumann cores

Table 2-2 shows the meanings of cycle types for uncached von Neumann cores. ARM7TDMI®, for example, is an uncached von Neumann core.

Table 2-2 Cycle type meanings for uncached von Neumann cores

Cycle type	SEQ signal	nMREQ signal	Meaning
S_Cycles	1	1	Sequential cycles. See Sequential cycles for details.
N_Cycles	0	1	Nonsequential cycles. The CPU requests a transfer to or from an address unrelated to the address used in the immediately preceding cycle.
I_Cycles	1	0	Internal cycles. The CPU does not require a transfer because it is performing an internal function.
C_Cycles	0	0	Coprocessor cycles.
Total	-	-	The sum of S_Cycles, N_Cycles, I_Cycles, C_Cycles, and Waits.
IS	-	-	Merged I-S cycle. See Merged I-S cycles for details.

# Sequential cycles

The CPU requests transfer to or from:

- the same address as the address accessed in the immediately preceding cycle
- an address that is one word after the address accessed in the immediately preceding cycle
- for Thumb instruction fetches only, an address that is one half-word after the address accessed in the immediately preceding cycle.

# Merged I-S cycles

A memory controller can start speculatively decoding an address during an I-Cycle. If the I\_Cycle is followed by an S\_Cycle, the memory controller can be ready to issue it earlier than otherwise. The timing of this cycle depends on the memory controller implementation.

#### 2.6.3 Uncached Harvard cores

Table 2-3 shows the meanings of cycle types for uncached Harvard cores. ARM9TDMI, for example, is an uncached Harvard core.

Table 2-3 Cycle type meanings for uncached Harvard cores

Cycle types	Instruction bus	Data bus	Meaning
Core cycles	-	-	The total number of ticks of the core clock. This includes pipeline stalls because of interlocks and instructions that take more than one cycle.
ID_Cycles	Active	Active	-
I_Cycles	Active	Idle	-
Idle Cycles	Idle	Idle	-
D_Cycles	Idle	Active	-
Total	-	-	The sum of core cycles, ID_Cycles, I_Cycles, Idle_Cycles, D_Cycles, and Waits.

#### 2.6.4 Cached cores with MMUs or PUs and AMBA ASB interfaces

Table 2-4 shows the meanings of the bus cycle types for cached cores with AMBA<sup>™</sup> ASB interfaces. For additional cycle types for these cores, see *Internal cycle types for cached cores* on page 2-21.

 $ARM920T^{\text{\tiny{M}}}$ , for example, is a cached core with an MMU. ARM940T is an example of a cached core with a PU.

Table 2-4 Cycle type meanings for cached cores with AMBA ASB interfaces

Cycle types	Meaning
A_Cycles	An address is published speculatively. No data is transferred. Listed as I_Cycles in \$statistics (or the equivalent in your debugger).
S_Cycles	Sequential data is transferred from the current address.
	There are no N_Cycles for these cores. Nonsequential accesses use an A_Cycle followed by an S_Cycle. This is the same as a merged I-S cycle.

#### 2.6.5 Cached cores with MMUs or PUs and AMBA AHB interfaces

Table 2-5 shows the types of transfer that can occur on the AHB. ARM946E-S, for example, is a cached core with an AHB interface. For additional cycle types for these cores, see *Internal cycle types for cached cores*.

Table 2-5 Cycle types on AMBA AHB interfaces

Cycle types	Meaning
IDLE	The bus master does not want to use the bus. Slaves must respond with a zero wait state <b>OKAY</b> response on <b>HRESP</b> .
BUSY	The bus master is in the middle of a burst, but cannot proceed to the next sequential access. Slaves must respond with a zero wait state <b>OKAY</b> response on <b>HRESP</b> .
NON-SEQ	The start of a burst or single access. The address is unrelated to the address of the previous access.
SEQ	Continuing with a burst. The address is equal to the previous address plus the data size.

# 2.6.6 Internal cycle types for cached cores

– Note – —

Table 2-6 shows the meaning of internal cycle types for cached cores.

Table 2-6 Internal cycle types for cached cores

Cycle types	Meaning
F_Cycles	Fast clock ( <b>FLCK</b> ) cycles. These are internal core cycles accessing the cache. F_Cycles is not incremented for uncached accesses because the core clock switches to the bus clock.
Core Cycles	Core cycles are clock ticks to the core. Core Cycles are incremented for each tick, whether the core is running FCLK (cache accesses) or bus clock (BCLK, non-cache accesses).
True Idle Cycles	Idle cycles that are not part of a merged I-S cycle.

If you want to count execution time, use external bus cycle counts (see *Cached cores with MMUs or PUs and AMBA ASB interfaces* on page 2-20 or *Cached cores with MMUs or PUs and AMBA AHB interfaces*). You cannot use F\_Cycles to count execution time, because F\_Cycles does not increment for uncached accesses.

# 2.6.7 StrongARM1

Table 2-7 shows the meaning of cycle types reported for StrongARM1.

Table 2-7 StrongARM specific cycle types

Cycle types	Meaning
Core_Idle	No instruction fetched from instruction cache. No data fetched from data cache.
Core_IOnly	Instruction fetched from instruction cache. No data fetched from data cache.
Core_DOnly	No instruction fetched from instruction cache. Data fetched from data cache.
Core_ID	Instruction fetched from instruction cache. Data fetched from data cache.

# 2.6.8 Core-specific verbose statistics

There is a line in the default.ami file:

Counters=False

You can change this to read:

Counters=True

If you do this, additional statistics, such as cache hits and cache misses, are counted by RVISS and appear in \$statistics (or the equivalent in your debugger). These statistics are core-specific.

# 2.7 Pagetable module

This section contains the following subsections:

- Overview of the pagetable module
- Controlling the MMU or PU and cache on page 2-24
- Controlling registers 2 and 3 on page 2-25
- *Memory regions* on page 2-26
- Pagetable module and memory management units on page 2-28
- *Pagetable module and protection units* on page 2-29.

## 2.7.1 Overview of the pagetable module

The pagetable module enables you to run code on a model of a system with a *Memory Management Unit* (MMU) or a *Protection Unit* (PU), without having to write initialization code for the MMU or PU.



This module enables you to debug code, or perform approximate benchmarking. For a real system, you must write initialization code to set up the MMU or PU. You can debug your initialization code on RVISS by disabling the pagetable module.

On models of ARM architecture v4, ARMv5, and ARMv6 processors with an MMU, the pagetable module sets up pagetables and initializes the MMU. On processors with a PU, the pagetable module sets up the PU. To control whether to include the pagetable model, find the PAGETAB variable in the RVISS configuration file, default.ami, and alter it as appropriate (see also Pagetables=\$PAGETAB in this file):

```
{PAGETAB=Default_Pagetables
}
or
{PAGETAB=No_Pagetables
}
```

The Pagetables section in peripherals.ami controls the contents of the pagetables, and the configuration of the caches and MMU or PU. To locate the Pagetables section, find this line:

```
{Default_Pagetables=PageTables
```

For full details of the flags, control register and pagetables described in this section, see *ARM Architecture Reference Manual*, or the Technical Reference Manual for the processor you are simulating.

### 2.7.2 Controlling the MMU or PU and cache

The first set of flags enables or disables features of the caches and MMU or PU:

MMU=Yes
AlignFaults=No
Cache=Yes
WriteBuffer=Yes
Prog32=Yes
Data32=Yes
LateAbort=Yes
BigEnd=No
BranchPredict=Yes
ICache=Yes
HighExceptionVectors=No

FastBus=No

Each flag corresponds to a bit in the system control register, c1 of CP15.

Some flags only apply to certain processors. For example:

- BranchPredict only applies to the ARM810
- ICache applies to StrongARM®-110 and ARM940T processors, but not ARM720 for example.

These flags are ignored by other processor models.

Note

See your debugger documentation for supported processors.

The FastBus flag is used by some cores such as ARM940T. Refer the technical reference manual for your core. If your system uses FastBus Mode, set FastBus=Yes for benchmarking. If set FastBus=No, RVISS assumes that the memory clock is slower than the core clock by a factor of MCCFG. RVISS does not model Asynchronous mode.

Note

Note

ARM925T only uses the same clock for both core and bus interface. MCCFG therefore has no effect on ARM925T.

The MMU flag is used to enable the PU in processors with a PU.

# 2.7.3 Controlling registers 2 and 3

The following options apply only to processors with an MMU:

PageTableBase=0xA0000000 DAC=0x00000001

#### They control:

- the translation table base register (system control register 2)
- the domain access control register (system control register 3).

You must align the address in the translation table base register to a 16KB boundary.

## 2.7.4 Memory regions

The rest of the Pagetables configuration section defines a set of memory regions. Each region has its own set of properties.

By default, peripherals.ami contains a description of a two regions:

```
{ Region[0]
VirtualBase=0
PhysicalBase=0
Size=4GB
Cacheable=No
Bufferable=No
Updateable=Yes
Domain=0
AccessPermissions=3
Translate=Yes
}
{ Region[1]
VirtualBase=0
PhysicalBase=0
Size=128Mb
Cacheable=Yes
Bufferable=Yes
Updateable=Yes
Domain=0
AccessPermissions=3
Translate=Yes
}
```

You can add more regions following the same general form:

Region[ <i>n</i> ]	names the regions, starting with Region $[0]$ . $n$ is an integer.
VirtualBase	applies only to a processor with an MMU. It gives the address of the base of the region in the virtual address space of the processor. This address must be aligned to a 1MB boundary. It is mapped to PhysicalBase by the MMU.
PhysicalBase	gives the physical address of the base of the region. On a processor with an MMU, this address must be aligned to a 1MB boundary.
	On a processor with a PU it must be aligned to a boundary that is a multiple of the size of the region.
Size	specifies the size of this region. On a processor with an MMU Size must be a whole number of megabytes. On a processor with a PU,

Size must be 4KB or a power-of-two multiple of 4KB.

Cacheable specifies whether the region is to be marked as cacheable. If it is,

reads from the region are cached.

Bufferable specifies whether the region is to be marked as bufferable. If it is,

writes to the region use the write buffer.

Updateable applies only to the ARM610 processor. It controls the U bit in the

translation table entry.

Domain applies only to processors with an MMU. It specifies the domain

field of the table entry.

AccessPermissions specifies the access controls to the region. See the processor

technical reference manual for more information.

Translate controls whether accesses to this region cause translation faults.

Setting Translate=No for a region causes an abort to occur whenever the processor reads from or writes to that region.

You must ensure that you do not define more regions than your target hardware supports. At least one region must be defined.

## 2.7.5 Pagetable module and memory management units

Processors such as ARM720T<sup>™</sup> and ARM920T have an MMU.

An MMU uses a set of page tables, stored in memory, to define memory regions. On reset, the pagetable module writes out a top-level page table to the address specified in the translation table base register. The table corresponds to the regions you define in the Pagetables section of peripherals.ami.

For example, the default configuration details, given in *Memory regions* on page 2-26, define the following page table:

- The entire address space, 4GB, is defined as a single region. This region is not cacheable or bufferable. Virtual addresses are mapped directly to the same physical addresses over the whole address space.
- The first 128MB of the address space is defined as a second region overlapping the first. This region is cacheable and bufferable. Virtual addresses are mapped directly to physical addresses.

They also set up the control registers as follows:

- The translation table base register, register 2, is initialized to point to this page table in memory, at 0xA0000000.
- The domain access control register, register 3, is initialized with value 0x00000001. This sets the access to the region as *client*.
- The M, C and W bits of the control register, register 1, are configured to enable the MMU, cache, and write buffer. If the processor has separate instruction and data caches, the I bit configures the instruction cache enabled.

## 2.7.6 Pagetable module and protection units

Processors such as ARM740T and ARM940T have a PU.

A PU uses a set of protection regions. The base and size of each protection region is stored in registers in the PU. On reset, the page table module initializes the PU.

For example, the default configuration details given above define a single region, region 0. This region is marked as read/write, cacheable, and bufferable. It occupies the whole address range, 0 to 4GB.

#### **ARM740T PU**

For an ARM740T, the PU is initialized as follows:

- The P, C, and W bits are set in the configuration register, register 1, to enable the protection unit, the cache and the write buffer.
- The cacheable register, register 2, is initialized to 1, marking region 0 as cacheable.
- The write buffer control register, register 3, is initialized to 1, marking region 0 as bufferable.
- The protection register, register 5, is initialized to 3, marking region 0 as read/write access. This is configured in the AccessPermissions line.
- The protection region base and size register for region 0 is initialized to 0x3F, marking the size of region 0 as 4GB and marking the region as enabled. The protection region base and size register for region 0 is part of register 6. Register 6 is actually a set of eight registers, each being the protection region base and size register for one region. See the technical reference manual for the processor for more details.
- The protection region base and size register for region 1 is initialized to set the size of region 0 as 128MB and enabled.

#### **ARM940T PU**

For an ARM940T, the PU is initialized as follows:

- The P, D, W, and I bits are set in the configuration register, register 1, to enable the PU, the write buffer, the data cache and the instruction cache.
- Both the cacheable registers, register 2, are initialized to 1, marking region 0 as cacheable for the I and D caches. This is displayed in the debugger as 0x0101, where:
  - the low byte (bits 0..7) represent the data cache cacheable register
  - the high byte (bits 8..15) represent the instruction cache cacheable register.
- The write buffer control register, register 3, is initialized to 1, marking region 0 as bufferable. This applies only to the data cache. The instruction cache is read only.
- Both the protection registers, register 5, are initialized to 3, marking region 0 as allowing full access for both instruction and data caches. This is displayed in the debugger as 0x00030003, where:
  - the low halfword (bits 0..15) represent the data cache protection register
  - the high halfword (bits 16..31) represent the instruction cache protection register.

The first register value shown is for region 0, the second for region 1 and so on.

- The protection region base and size register for regions 0 and 1 are initialized to mark the sizes of the regions and mark them as enabled. The protection region base and size registers for all regions are part of register 6. Register 6 is really a set of sixteen registers, each being the protection region base and size register for one region. See the technical reference manual for the processor for more details.
- Register 7 is a control register. Reading from it is unpredictable. At startup the debugger shows a value of zero. It is not written to by the page table module.
- The programming lockdown registers, register 9, are both initialized to zero. The first register value shown in the debugger is for data lockdown control, the second is for instruction lockdown control.
- The test and debug register, register 15, is initialized to zero. Only bits 2 and 3 have any effect in RVISS. These control whether the cache replacement algorithm is random or round-robin.

# 2.8 Default memory model

The default memory model, flatmem, is a model of a zero-wait state memory system. The simulated memory size is not fixed. Host memory is allocated in chunks of 64KB each time a new region of memory is accessed. The memory size is limited by the host computer, but in theory all 4GB of the address space is available. The default memory model does not generate aborts.

The default memory model is used if you do not specify a mapfile in your debugger.

The default memory model routes memory accesses to memory-mapped peripheral models as appropriate. Routing is based on configuration details you provide in peripherals.ami, or another .ami file.

Note	
This default memory model is not used in RealView Debug	gger.

# 2.9 Memory modeling with mapfiles

This section contains the following subsections:

- Overview of memory modeling with mapfiles
- Clock frequency
- Selecting the mapfile memory model
- How the mapfile memory model calculates wait states on page 2-33
- *Configuring the map memory model* on page 2-33.

## 2.9.1 Overview of memory modeling with mapfiles

mapfile is a memory model which you can configure yourself. You can specify the size, access width, access type and access speeds of individual memory blocks in the memory system in a memory map file (see *Map files* on page 4-98).

RVISS simulates each memory access as it occurs. It counts wait states according to the type of memory access.

The debugger internal variables \$memstats and \$statistics (or the equivalent of these for your debugger) give details of accesses of each cycle type, regions of memory accessed and time spent accessing each region (see your debugger documentation for information on retrieving details of debugger internal variables).

Note	-
\$memstats is not supported in	n RealView Debugger.

# 2.9.2 Clock frequency

You can configure the clock frequency used by mapfile from the debugger. See your debugger documentation for details.

The clock frequency is used to determine the number of wait states to be added to each memory access, and to calculate time from number of cycles.

If you do not specify a clock speed, a value of 20MHz is used. If you specify a number without units, the units are Hz. You can specify Hz, kHz, or MHz.

# 2.9.3 Selecting the mapfile memory model

If you specify a memory map file in a debugger, then the map memory model defined in the file is automatically used when you enable memory mapping. See your debugger documentation for details on how to specify map files.

## 2.9.4 How the mapfile memory model calculates wait states

For nonsequential/sequential reads/writes to various regions of memory, the memory map file specifies access times in nanoseconds. By inserting wait states, the map memory model ensures that every access from the ARM processor takes at least that long.

The number of wait states inserted is the least number required to take the total access time over the number of nanoseconds specified in the memory map file. Consider this when designing your system.

For example, with a clock speed of 33MHz (a period of 30ns), an access specified to take 70ns in a memory map file results in two wait states being inserted, to lengthen the access to 90ns.

If the access time is 60ns (only 14% faster) the model inserts only one wait state (33% quicker).

A mismatch between processor clock-speed and memory map file can sometimes lead to faster processor speeds having worse performance. For example, a 100MHz processor (10ns period) takes five wait states to access 60ns memory (a total access time of 60ns). At 110MHz, the map memory model must insert six wait states (a total access time of 63ns). So the 100MHz-processor system is faster than the 110MHz processor. (This does not apply to cached processors, where the 110MHz processor would be faster.)



For accurate simulation of the real hardware, access times specified in the memory map file must include propagation delays and memory controller decode time in addition to the access time of the memory devices. For example, for 70ns RAM, if there is a 10ns propagation delay, configure the map file as 80ns.

# 2.9.5 Configuring the map memory model

You can configure the map memory model to model several different types of memory controller, by editing its entry in the peripherals.ami file:

```
{ Default_Mapfile=Mapfile
;MAPFILETOLOAD=<name>
AMBABusCounts=False
;SpotISCyles=True|False
SpotISCyles=True
;ISTiming=Late|Early|Speculative
ISTiming=Late
}
```

## Specifying a mapfile to load

You can specify a mapfile to load by replacing <name> in the MAPFILETOLOAD line with the name of the mapfile to load, and uncommenting the line.

## Counting AMBA decode cycles

You can configure the model to insert an extra decode cycle for every nonsequential access from the processor. This models the decode cycle seen on some AMBA bus systems. Enable this by setting AMBABusCounts=True in peripherals.ami.

## Merged I-S cycles

All ARM processors, particularly cached processors, can perform a nonsequential access as a pair of idle and sequential cycles, known as *merged I-S cycles*. By default, the model treats these cycles as a nonsequential access, inserting wait states on the S-cycle to lengthen it for the nonsequential access.

You can disable this by setting SpotISCycles=False in peripherals.ami. However, this is likely to result in exaggerated performance figures, particularly when modeling cached ARM processors.

The model can simulate merged I-S cycles using one of three strategies:

Speculative	This models a system where the memory controller hardware
	speculatively decodes all addresses on idle cycles. The controller can use
	both the I- and S-cycles to perform the access. This results in one fewer

wait state.

Early This starts the decode when the ARM processor declares that the next cycle is going to be an S-cycle, that is, half-way through the I-cycle. This can sometimes result in one fewer wait states. (Whether or not there are fewer wait states depends on the cycle time and the nonsequential access time for that region of memory.)

This is the default setting. You can change this by setting ISTiming=Spec or ISTiming=Late in peripherals.ami.

Late This does not start the decode until the S-cycle. In effect all S-cycles that follow an I-cycle are treated as if they are N-cycles.

See RVISS cycle types on page 2-18 for details of merged I-S cycles.

# 2.10 Semihosting

Semihosting provides code running on an ARM target use of facilities on a host computer that is running an ARM debugger. Examples of such facilities include the keyboard input, screen output, and disk I/O.

See RealView Compilation Tools Compiler and Libraries Guide for more details.

## 2.10.1 Semihosting configuration

The semihosting SWI handler configuration is controlled by a section in peripherals.ami. It has the following items:



If your debugger sets the AngelSWIARM and AngelSWIThumb SWIs, they override the settings in peripherals.ami.

{Default\_Semihost=Semihost ; Demon is only needed for validation. DEMON=False ANGEL=TRUE AngelSWIARM=0x123456 AngelSWIThumb=0xab ; And the default memory map HeapBase=0x00000000 HeapLimit=0x07000000 StackBase=0x08000000 StackLimit=0x070000000

# 2.11 Peripheral models

RVISS includes several peripheral models. This section gives basic user information about them.

This section contains the following subsections:

- Configuring RVISS to use the peripheral models
- *Interrupt controller* on page 2-37
- Timer on page 2-38
- Watchdog on page 2-39
- Stack tracker on page 2-40
- *Tube* on page 2-40.

## 2.11.1 Configuring RVISS to use the peripheral models

Enable or disable each peripheral model by changing the relevant entry in your copy of the default.ami file, for example:

```
{ WatchDog=No_watchdog
}
can be changed to:
{ Watchdog=Default_WatchDog
}
```

Other peripheral models are controlled in the same way, using the No\_ and Default\_ prefixes to the peripheral names.

# 2.11.2 Configuring details of the peripherals

Configuration details for the peripheral models are in peripherals. ami. See *Configuring RVISS* on page 2-7 for information about how to alter .ami files.

## 2.11.3 Interrupt controller

The interrupt controller is an implementation of the reference interrupt controller (see *Interrupt controller* on page 4-114).

The configuration of the interrupt controller model is controlled by a section in peripherals.ami. It has the following items:

```
{ Default_Intctrl=Intctrl WAITS=0 Range:Base=0x0a000000 }
```

Range:Base specifies the area in memory into which the interrupt controller registers are mapped. For details of the interrupt controller registers, see *Interrupt controller* on page 4-114.

WAITS specifies the number of wait states that accessing the interrupt controller imposes on the processor. The maximum is 30.

#### 2.11.4 Timer

The timer is an implementation of the reference timer. It provides two counter-timers. For details see *Timer* on page 4-116.

The configuration of the timer model is controlled by a section in peripherals.ami. It has the following items:

```
{Default_Timer=Timer WAITS=0 Range:Base=0x0a800000 ;Frequency of clock to controller. CLK=20000000 ;; Interrupt controller source bits - 4 and 5 as standard IntOne=4 IntTwo=5 }
```

Range: Base specifies the area in memory into which the timer registers are mapped. For details of the interrupt controller registers, see *Timer* on page 4-116.

CLK is used to specify the clock rate of the peripheral. This is usually the same as the processor clock rate.

IntOne specifies the interrupt line connection to the interrupt controller for timer 1 interrupts. IntTwo specifies the interrupt line connection to the interrupt controller for timer 2 interrupts.

WAITS specifies the number of wait states that accessing the timer imposes on the processor. The maximum is 30.

#### 2.11.5 Watchdog

Use Watchdog to prevent a failure in your program locking up your system. If your program fails to access Watchdog before a predetermined time, Watchdog halts RVISS and returns control to the debugger.



This is a generic model of a watchdog timer. It is supplied to help users model their system environment. It does not model any actual hardware supplied by ARM Limited.

The Watchdog configuration is controlled by a section in peripherals.ami. It has the following items:

```
{Default_WatchDog=WatchDog
WAITS=0
Range:Base=0xb0000000
KeyValue=0x12345678
WatchPeriod=0x80000
IRQPeriod=3000
IntNumber=16
StartOnReset=True
RunAfterBark=True
}
```

Range: Base specifies the area in memory into which the watchdog registers are mapped.

This is a two-timer watchdog.

If StartOnReset is True, the first timer starts on reset. If StartOnReset is False, the first timer starts only when your program writes the configured key value to the KeyValue register. This is located at the address given in the Range: Base line (0xB0000000).

The first timer generates an **IRQ** after WatchPeriod memory cycles, and starts the second timer. The second timer times out after IRQPeriod memory cycles, if your program has not written the configured key value to the KeyValue register. Configure IRQPeriod to a suitable value to allow your program to react to the **IRQ**.

If RunAfterBark is True, Watchdog halts RVISS if the second timer times out. You can continue to execute, or debug.

If RunAfterBark is False, Watchdog halts RVISS and returns control to the debugger.

IntNumber specifies the interrupt line number that Watchdog is attached to.

WAITS specifies the number of wait states that accessing the watchdog imposes on the processor. The maximum is 30.

#### 2.11.6 Stack tracker

The stack tracker examines the contents of the stack pointer (r13) after each instruction. It keeps a record of the lowest value and from this it can work out the maximum size of the stack. RVISS runs more slowly with stack tracking enabled.

The StackUse model continually monitors the stack pointer and reports the amount of stack used in \$statistics (or the equivalent in your debugger). It must be configured with the location of the stack.

The stack tracker is disabled by default. To enable the stack tracker, edit your copy of default.ami:

1. Find the line:

```
{ StackUse=No_StackUse
```

2. Change it to:

```
{ StackUse=Default_StackUse
```

Before initialization the stack pointer can contain values outside the stack limits. You must configure the stack limits so that the stack tracker can ignore these pre-initialization values. This configuration is in peripherals.ami:

```
{ Default_StackUse=StackUse
StackBase=0x80000000
StackLimit=0x70000000
}
```

StackBase is the address of the top of the stack. StackLimit is a lower limit for the stack. Changing these values does not reposition the stack in memory. To reposition the stack, you must reconfigure the debug monitor model.

#### 2.11.7 Tube

The tube is a memory-mapped register. If you write a printable character to it, the character appears on the console. It enables you to check that writes are taking place to a specified location in memory.

You can change the address at which the Tube is mapped. This is controlled by an entry in peripherals.ami:

```
{Default_Tube=Tube
Range:Base=0x0d800020
}
```

This is the default address.

# Chapter 3 Writing RVISS Models

This chapter is intended to assist you in writing your own models to add to *RealView*<sup>®</sup> *ARMulator*<sup>®</sup> *Instruction Set Simulator* (RVISS). It contains the following sections:

- The RVISS extension kit on page 3-2
- Writing a new peripheral model on page 3-6
- Building a new model on page 3-8
- Configuring RVISS to use a new model on page 3-10
- *Configuring RVISS to disable a model* on page 3-12.

#### 3.1 The RVISS extension kit

You can add extra models to RVISS without altering the existing models. Each model is self-contained, and communicates with RVISS through defined interfaces. The definition of these interfaces is in Chapter 4 *RVISS Reference*.

#### 3.1.1 Location of files

The RVISS extension kit contains the source code of some models. You can make copies of these models, and modify the copies.

#### Location of source files

The source code of the models for you to copy is supplied in:

install\_directory/RVARMulator/ExtensionKit/1.4/build/platform/armulext

#### In this path:

- platform is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- For Windows, replace / with \.

#### Location of header files

Header files are supplied in:

install\_directory/RVARMulator/ExtensionKit/1.4/build/platform/armulif

#### In this path:

- *platform* is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- For Windows, replace / with \.

#### Location of makefiles

Makefiles are supplied in:

install\_directory/RVARMulator/ExtensionKit/1.4/build/platform/armulext/model.b/t
arget

#### In this path:

- *platform* is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- *model* is the model name. For example, millisec.b is the directory for the peripheral model millisec that implements a simple millisecond timer counter.
- target is:
  - intelrel for Windows
  - linux86 for Red Hat Linux
  - gccsolrs for Sun Solaris.
- For Windows, replace / with \.

Use these files as examples to help you write your own models. To help you choose suitable models to examine, this chapter includes a list of them with brief descriptions of what they do (see *Supplied models* on page 3-4).

#### 3.1.2 Supplied models

RVISS is supplied with source code for the following groups of models:

- Basic models
- *Peripheral models* on page 3-5.

#### **Basic models**

- The tracer module can trace instruction execution and events from within RVISS (see *Tracer* on page 4-96). You can link your own tracing code onto the tracer module.
- profiler.c The profiler module provides the profiling function (see *Profiler* on page 2-16). This includes basic instruction sampling and more advanced use, such as profiling cache misses. It does this by providing UnkRDIInfoHandler that handles the profiling requests from an RDI 1.5.1 compatible debugger (see *Unknown RDI information handler* on page 4-72).
- pagetab.c On reset, this module sets up cache, PU or MMU and associated pagetables inside RVISS (see *Pagetable module* on page 2-23).
- stackuse.c If enabled this model tracks the stack size. Stack usage is reported in the RVISS memory statistics. You can set the stack upper and lower bounds in the peripherals.ami file (see *Stack tracker* on page 2-40).
- nothing.c This model does nothing. You can use this in the peripherals.ami file to disable models (see *Configuring RVISS to disable a model* on page 3-12).
- semihost.c This model provides the semihosting SWIs described in *RealView Compilation Tools Compiler and Libraries Guide*.
- dcc.c This is a model of a *Debug Communications Channel* (DCC).
- mapfile.c This model enables you to specify the characteristics of a memory system. See *Map files* on page 4-98 for more information.
- flatmem.c flatmem models a zero-wait state memory system. See *Default memory model* on page 2-31 for more information.
- validate.c validate is a coprocessor model used for validation with some cores. It can generate delayed IRQ and FIQ signals, for example.

## Peripheral models

intc.c See *Interrupt controller* on page 2-37. intc is a model of the

interrupt controller peripheral described in the Reference

Peripherals Specification (RPS).

timer.c See *Timer* on page 2-38. timer is a model of the RPS timer

peripheral. Two timers are provided. timer must be used in conjunction with an interrupt controller, but not necessarily intc.

millisec.c A simple millisecond timer.

watchdog. c Watchdog on page 2-39. watchdog is a generic

watchdog model. It does not model any specific watchdog

hardware, but provides generic watchdog functions.

tube.c Tube. See *Tube* on page 2-40. tube is a simple debugging aid. It

enables you to check that writes are taking place to a specified

location in memory.

# 3.2 Writing a new peripheral model

This section contains the following subsections:

- *Using a sample model as a template*
- Return values
- *Initialization, finalization, and state macros* on page 3-7
- *Registering your model* on page 3-7.

## 3.2.1 Using a sample model as a template

To write a new model, the best procedure is to copy one of the supplied models and then edit the copy. To do this:

- 1. Select which model is closest to the model you want to write. This might be, for example, Timer.
- 2. Copy the source file, in this case timer.c, with a new name such as mymodel.c.
- 3. Copy the make subdirectory, in this case timer.b, with a corresponding new name, in this case *mymode1*.b.
- 4. Find the Makefile for your model (see *Location of files* on page 3-2). Load Makefile into a text editor and change all instances of timer to *mymode1*.

You can now edit MyMode1.

#### 3.2.2 Return values

A model must return one of the following states for memory accesses:

PERIP\_OK If the model is able to service the request.

PERIP\_BUSY If a memory access requires wait-states. A model must not return

this state to a debugger access.

PERIP\_DABORT If a peripheral asserts the **DABORT** signal on the bus.

PERIP\_NODECODE If the model has been called with an address which belongs

to it, but which has no meaning to it. The memory model handles

the call as a memory access.

#### 3.2.3 Initialization, finalization, and state macros

To help you to write new RVISS models, the following macros are provided in minperip.h:

- BEGIN\_INIT()
- END\_INIT()
- BEGIN\_EXIT()
- END\_EXIT()
- BEGIN\_STATE\_DECL()
- END\_STATE\_DECL().

Use the following to define an initialization function for your model:

```
BEGIN_INIT(your_model)
{
    /*
    * (your initialization code here)
    */
}
END_INIT(your_model)
```

Use the following to define a finalization function for your model:

```
BEGIN_EXIT(your_model)
{
    /*
    * (your finalization code here)
    */
}
END_EXIT(your_model)
```

The BEGIN\_INIT() macro defines a structure to hold any private data used by your model, and the END\_EXIT() macro frees it. Declare the data structure using:

```
BEGIN_STATE_DECL(your_model)
    /*
    * (your private data here)
    */
END_STATE_DECL(your_model)
```

# 3.2.4 Registering your model

Your model must register itself by calling registerPeripFunc(). This enables RVISS to call your model with accesses to memory locations that belong to your model. See *ARMul\_BusRegisterPeripFunc* on page 4-82.

# 3.3 Building a new model

RVISS expects to find models in the executable path:

install\_directory/RVARMulator/ARMualtor/1.4/build/platform

When you build a new model, the built file is placed in the build path:

 $install\_directory/\text{RVARMulator/ARMualtor/1.4/} build/platform/armulext/mymodel.b/target$ 

#### In these paths:

- *platform* is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- *mymodel* is the name you have given the new model.
- target is:
  - intelrel for Windows
  - linux86 for Red Hat Linux
  - gccsolrs for Sun Solaris.
- For Windows, replace / with \.

#### 3.3.1 How to build a new model

To build your new model:

- 1. Change your current directory to the build\_path for your system.
- 2. Build the model using the make utility installed on your system. This might be one of:
  - nmake for Windows
  - make for Red Hat Linux or Sun Solaris.

The file is placed in the build\_path.

Note			
For clarity, the executable and	build paths are	referred to in	this section as

exec\_path and build\_path. See *Building a new model* on page 3-8 for the full path name.

- 3. Move the built file from the build\_path to the exec\_path. Depending on your system, the filename is:
  - on Windows, *mymode1*.dll
  - on Red Hat Linux or Sun Solaris, mymode1.so.

# 3.4 Configuring RVISS to use a new model

RVISS determines which models to use by reading the .ami and .dsc configuration files. See *RVISS configuration files* on page 4-102.

Before a new model can be used by RVISS, you must add a .dsc file for your model, and references to it must be added to the configuration files default.ami and peripherals.ami.

The procedures are described in the following subsections:

- Adding a .dsc file
- Editing default.ami and peripherals.ami on page 3-11.

## 3.4.1 Adding a .dsc file

Create a file called MyMode1.dsc and place it in:

install\_directory/RVARMulator/ARMualtor/1.4/build/platform

In this path:

- platform is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- For Windows, replace / with \.

*MyMode1*.dsc must contain the following:

```
;; ARMulator configuration file type 3
{ Peripherals
   {MyModel
       MODEL_DLL_FILENAME=MyModel
   }
   { No_MyModel=Nothing
   }
}
```

The name of your model depends on your system (see *How to build a new model* on page 3-9):

- MyMode1.dll
- MyModel.so.

Nothing is a predefined model that does nothing. The No\_MyMode1=Nothing line enables the use of No\_MyMode1 in a .ami file. This enables a user to configure RVISS to exclude your model (see *Configuring RVISS to disable a model* on page 3-12).

You can include other configuration details in your *MyMode1*.dsc file if required. For examples, see the supplied .dsc files in:

install\_directory/RVARMulator/ARMualtor/1.4/build/platform

## 3.4.2 Editing default.ami and peripherals.ami

This description assumes that your model was based on Timer:

1. Load the default.ami file into a text editor, and find the following lines:

```
{Timer=Default_Timer
}
```

2. Add the reference to your model:

```
{Timer=Default_Timer
}
{MyModel=Default_MyModel
}
```

- 3. Save your edited default.ami file.
- 4. Load the peripherals.ami file into a text editor, and find the Timer section:

```
{ Default_Timer=Timer
.
.
.
.
```

- 5. Using this as an example, add a configuration section for your model. Depending on how much your model differs from Timer, it might be easiest to edit a copy of the Timer section.
- 6. Save your edited peripherals.ami file.

# 3.5 Configuring RVISS to disable a model

You can disable a model by changing its entry in peripherals.ami. For example, to disable the Tube model:

1. Find the following lines in peripherals.ami:

```
{Default_Tube=Tube
Range:Base=0x0d800020
}
```

2. Change them to read:

```
{Default_Tube=No_Tube Range:Base=0x0d800020}
```

This uses the nothing.c model to override the tube.c model. nothing ignores any configuration details such as Range:Base.

# Chapter 4 RVISS Reference

This chapter gives reference information about *RealView® ARMulator® Instruction Set Simulator* (RVISS). It contains the following sections:

- SimRdi\_Manager interface on page 4-3
- RVISS models on page 4-21
- RVISS model insertion on page 4-22
- Communicating with the core on page 4-26
- Basic model interface on page 4-36
- The memory interface on page 4-39
- *Memory model interface* on page 4-42
- Coprocessor model interface on page 4-52
- Exceptions on page 4-63
- Events on page 4-66
- *Memory access functions* on page 4-75
- Event scheduling functions on page 4-77
- General purpose functions on page 4-78
- Accessing the debugger on page 4-91
- Tracer on page 4-96
- *Map files* on page 4-98

- RVISS configuration files on page 4-102
- *ToolConf* on page 4-107
- Reference peripherals on page 4-114.

# 4.1 SimRdi\_Manager interface

Some debuggers, for example, RealView Debugger, provide an interface called RealView Connection Broker to connect to simulators across a network. However, an intermediate interface is required to interface the various RVISS modules and RealView Connection Broker. This intermediate interface is called SimRdi\_Manager. SimRdi\_Manager does not enable RVISS models to manipulate the RealView Connection Broker interface directly. Instead the interface presents several services that models can call or register against.

#### This section includes:

- Using the SimRdi\_Manager interface
- *Header files* on page 4-4
- Supported SimRdi\_Manager services on page 4-5
- Adding a SimRdi\_Manager listener on page 4-6
- *Version information* on page 4-9
- Advertising the SimRdi\_Manager services provided by your model on page 4-9
- Global break service on page 4-11
- Register services on page 4-12
- Register windows service (regwin) on page 4-16
- Other members of SimRdiProcVec on page 4-18
- Stopping RVISS on page 4-19.

# 4.1.1 Using the SimRdi\_Manager interface

During initialization an RVISS model must install a listener to wait for an announcement from SimRdi\_Manager (see *Adding a SimRdi\_Manager listener* on page 4-6). When the listener is called the model must register with SimRdi\_Manager. However, a model can still be driven through a *Remote Debug Interface* (RDI) connection. Therefore, you might have to provide support for both RealView Connection Broker connections and RDI connections.

When you create an RVISS model that communicates through RealView Connection Broker, you must decide on the services that your model is to provide (see *Supported SimRdi\_Manager services* on page 4-5). Your model must notify SimRdi\_Manager which services it is providing (see *Advertising the SimRdi\_Manager services provided by your model* on page 4-9).

#### 4.1.2 Header files

The interfaces that models use to interface to SimRdi\_Manager are kept in the following directory of the rebuild kit:

install\_directory/RVARMulator/ExtensionKit/1.4/build/platform/armulif

#### In this path:

- *platform* is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- For Windows, replace / with \.

These interfaces are:

simrdi\_registration\_event.h

An interface for models to determine whether or not RVISS is being controlled by SimRdi Manager.

uniregs\_registration\_event.h

If you are writing a replacement standard ARM® coprocessor without defining non-coprocessor registers, then include this file.

mini\_simrdi\_manager.h

The main header file that you must include. It provides anything else that is required.

tmgrem.h An internal header file. The following enumerations and unions in this file are useful (see *Stopping RVISS* on page 4-19 for details):

- REGVAL
- STATUS INFO
- GEN\_SIGNALS
- STATUS\_MODE.

—— Note	
---------	--

Do not use any other enumerations, unions, macros, or structures in this file.

## 4.1.3 Supported SimRdi\_Manager services

The services supported by the SimRdi\_Manager are:

#### Global break conditions

These appear as processor events on the **Debug**  $\rightarrow$  **Simple Breakpoints**  $\rightarrow$  **Processor Events...** menu in RealView Debugger. They are the concept of a synchronous event that is not tied to a specific address. For example, the exceptions Reset and Undefined Instruction are already automatically registered as Global Breaks in SimRdi\_Manager.

See *Global break service* on page 4-11 for details on how to advertise this service.

#### Adding registers

Models with registers that users can interrogate and potentially write to can expose those registers. Normally these symbols are named @name. You are strongly encouraged to expose the internal state of models in this way.

See *Register services* on page 4-12 for details on how to advertise this service.

## Adding register window tabs

If you add registers, then depending on how you add them, they might automatically appear in the register window. Otherwise, if you want them to appear in the register window you must explicitly write a register window tab structure to do this and expose it to SimRdi\_Manager.

See *Register windows service (regwin)* on page 4-16 for details on how to advertise this service.

Note
Currently, a model can use only these three SimRdi_Manager services. The remaining
services are for future releases of RealView Debugger and RVISS, and are offered only
as comments in the header files, with no support by ARM Limited.

## 4.1.4 Adding a SimRdi\_Manager listener

For your RVISS model to communicate through the RealView Connection Broker, it must register with SimRdi\_Manager, and advertise the services it can provide. See *Advertising the SimRdi\_Manager services provided by your model* on page 4-9 for more information on how to advertise the services provided by your model.

To add a SimRdi\_Manager listener:

- 1. Define a listener function, for example, Model\_SimRdi\_Listener.
- 2. Register the listener function using ARMulif\_InstallSimRdiRegistration().

When RealView Debugger connects through SimRdi\_Manager, SimRdi\_Manager calls the listener function after all of the model has been instantiated.

The prototype for the ARMulif\_InstallSimRdiRegistration() function is in the header file simrdi\_registration\_event.h. This file is automatically included if you include the header file mini\_simrdi\_manager.h. See ARMulif\_InstallSimRdiRegistration on page 4-8 for more details.

The listener is passed a structure of type SimRdiRegistrationProcVec and the handle that was passed into ARMulif\_InstallSimRdiRegistration().

SimRdiRegistrationProcVec contains:

- a signature that SimRdi\_Manager checks for you
- a toolconf that you can use as required
- pointers to structures containing methods.

The number of these last elements is also in this structure so that more can be added later and the model can check that a particular pointer it requires is there.

In this release, only two members are defined:

SimRdiProcVec\* simrdiprocvec;

This is the interface to the SimRdi\_Manager.

UniregsRegistration\* uniregsprocvec;

An abbreviated interface that is simpler to use for those models that are implementing or re-implementing the standard ARM coprocessors.

Example 4-1 on page 4-7 shows a skeleton SimRdi\_Manager listener.

#### Example 4-1 Skeleton SimRdi\_Manager listener

```
void Model_SimRdi_Listener( SimRdiRegistrationProcVec* registration,
                            void* handle )
{
        /* typically a model should first check that the service it
           wants is in the registration */
        if( registration->number < 1 )</pre>
                return; /* no services available! */
          registration->simrdiprocvec is an interface to SimRdi_Manager,
          typically a model would now save this pointer in its
          state, which people usually choose to pass in as handle.
          simrdiprocvec will *not* move in memory so it is safe to
          store it.
        */
        {
                Model_State* state = (Model_State*)handle;
                state->srpv = registration->simrdiprocvec;
                ...; /* go on to register services it can provide against
                        SimRdi_Manager using the methods in simrdiprocvec */
        }
}
```

The structure SimRdiProcVec is defined in the header file mini\_simrdi\_manager.h.

A model advertises to SimRdi\_Manager the services it provides by requesting an advert, filling in the advert, and then advertising the advert. The SimRdiProcVec contains pointers to functions to do this.

For example, you might have a service called service and if srpv is a variable holding a pointer to a SimRdiProcVec, then srpv->service is a structure containing methods that enable you to manipulate the service.

### ARMulif InstallSimRdiRegistration

This prototype function installs an unknown RDIInfo handler that captures a specific RDIInfo call that has been defined for this purpose.

#### Syntax

where:

coredesc Used in multicore systems to describe the core it is connected to.

func The listener function, for example, Model\_SimRdi\_Listener. See

SimRdiRegistrationListener for details.

handle\_to\_pass\_to\_listener

The handle of the unknown RDIInfo handler that is to be passed to the listener function.

# SimRdiRegistrationListener

The prototype for a listener function that is registered with SimRdi\_Manager using the ARMulif\_InstallSimRdiRegistration function.

#### Syntax

where:

registration The services available in the version of SimRdi\_Manager that calls the listener function.

handle The handle specified in the ARMulif\_InstallSimRdiRegistration function.

#### 4.1.5 Version information

By examining the version information in SimRdiProcVec->version->major and SimRdiProcVec->version->minor, the model can determine what version of the SimRdiProcVec it is using, and if the service exists in that version:

- a major number revision means that the model is incompatible with this version of SimRdi ProcVec
- a minor revision number greater than or equal to the one that the model knows about means that the service exists.

When a model is compatible with the SimRdiProcVec version, the service provided by the model exists. Therefore, the model can safely obtain the version number of the service using:

srpv->service->version;

To obtain the major version number use srpv->service->version & 0x0000FF00.

To obtain the minor version number use srpv->service->version & 0x000000FF.

Note		
The top 16 bits are reserved.	ved.	

The interpretation of the major and minor numbers of the service version are the same as that of SimRdiProcVec. That is, where the major revision number has changed, the service must not be used. However, a minor revision number greater than or equal to the one that the model knows about is compatible, and the service can be used safely.

# 4.1.6 Advertising the SimRdi\_Manager services provided by your model

During the initialization, your RVISS model must notify SimRdi\_Manager which services it is providing (see *Supported SimRdi\_Manager services* on page 4-5). You do this by creating adverts.

To request an advert call srpv->service->c\_new(srpv->service). SimRdi\_Manager populates the advert with default values. If a peripheral model was created with a lower version than your current SimRdi\_Manager, then the peripheral model alters only those fields in the advert that it knows about. Therefore, SimRdi\_Manager can determine the version of SimRdi\_Manager that was used to build the peripheral model by checking the unaltered fields.

A typical sequence during model initialization is:

```
SimRdi_Service_Advert* ad = srpv->service->c_new( srpv->service );
```

```
state->saved_advert_id = ad->x.id; /* save id of advert */
...; /* fill out advert */
srpv->service->advertise( srpv->service, ad );
ad = NULL; /* do not assume that ad is still valid */
Then during destruction of the model it calls:
if( advertised_a_service )
    srpv->service->destroy( srpv->service, state->saved_advert_id );
```

Each advert has a structure x that is of type SimRdi\_Advert\_Base. This type has standard fields that you can fill in:

The name of the advert, useful for debugging purposes. name

id A unique identifier for the advert that can be used to destroy the advert when the model exits. After the advert has been advertised, you must not

assume that the pointer to the advert remains valid. SimRdi\_Manager is

free to move the advert to optimize access to it.

handle Data that is specific to the model. You can choose how you use this field.

coredesc

If the model is attached to a single processor then the model can include a core description for the processor that instantiated it. This is necessary in multicore systems to identify the core that the model belongs to.

Multicore models are not available in this release. However, filling in this field ensures that your model works with a multicore RVISS when this feature is available.

simrdi\_manager\_data

Private data to SimRdi Manager.

– Note –

You must not modify this.

config\_flags The interpretation of these flags depends on the type of the advert. Typically some of the bits are used to sort the adverts for a particular service. Also a bitwise OR of all the adverts registered for a particular service is available in the srpv->service structure.

notice Is reserved for future expansion, and is set to NULL.

#### 4.1.7 Global break service

A *global break service* represents the concept of a synchronous condition that cannot necessarily be assigned to an address. It appears as a Processor Event in RealView Debugger. Examples are the processor exceptions, undefined instruction, and software interrupt.

Global breaks are advertised through the type SimRdi\_Global\_Breaks\_Advert, which has the following members that the model must fill in:

x The base advert that the model populates.

len The number of strings in the global\_breaks array.

global\_breaks

A list of strings that describe the global break. These strings appear in the Processor Events dialog box.

handle\_for\_function

Passed as an argument to the simrdi\_global\_breaks function. The function must return either SIM\_REGISTER\_ACCESS on error or SIM\_OK on success.

simrdi\_global\_breaks

A function that is called to turn global breaks on and off, and to determine the current state of the global breaks.

start\_global\_number

A pointer to an int that is filled in the global break number of the first global break in global\_breaks. They are numbered consecutively from \*start\_global\_number. The position pointed at must remain valid for the lifetime of the model.

When a global break happens, and it is enabled, then the model uses as the global break handle \*start\_global\_number+i for the global break described by the string global\_breaks[i].

Note
The model must stop the simulation if the global break is enabled, see Stopping RVIS.
on page 4-19.

### 4.1.8 Register services

A model might have internal state that is to be exposed to the user. For example, a memory-mapped peripheral might want to provide a view of the state of the peripheral other than relying on the user examining the memory interface of the peripheral directly.

SimRdi\_Manager has a unified register space, called *Uniregs*, that is split into blocks. These blocks are enumerated and named in armulif/uniregs\_registration\_event.h. The standard ARM coprocessors and cores occupy the first 32 blocks (0...31), and blocks 32 (uniregs\_armulator) to 63 (uniregs\_armulator\_top) are reserved for use by simulators.

When a model wants to expose some registers it fills out one or more SimRdi\_Uniregs\_Adverts types. This type has the following members:

x The base advert which the model must fill in as defined above.

description A reasonably short description of the register set. This can be used by the

autogenerator of register window tabs (see Autogenerated register

window tabs on page 4-17).

sdm\_me Reserved, and must be left NULL.

block\_num The block to register against, and must be one of the block names defined

in uniregs\_registration\_event.h between uniregs\_armulator and

uniregs\_armulator\_top.

config\_flags The adverts in a block are sorted by config\_flags and UNIREGS\_SORT\_MASK.

If the UNIREGS\_DO\_NOT\_AUTO\_GENERATE\_REG\_WIN bit is set then the register is not automatically displayed (see *Autogenerated register window tabs* on

page 4-17).

1en The number of registers being exposed by this advert.

desc An array of descriptions for the registers being exposed by the model.

The length of this array is specified by len.

handle\_for\_function

The handle that is passed to the \_SimReg function.

\_SimReg The function that reads and writes the registers. The type of this function

is SimabsRegisterAccess:

typedef SIM\_ERR SimabsRegisterAccess( void\* handle,

bool\_int reg\_read,
uint32 reg\_num,

REGVAL\* regval, uint16 size);

handle The handle\_for\_function from the advert.

reg\_read True for a read, or False for a write.

regval The register value.

size The size of the register in bytes.

The register corresponding to description desc[i] (0 <= i < len) is passed as reg\_num, and is given by:

Therefore, if the register numbers in your model are not consecutive you can have SimRdi\_Manager give you the correct numbers without having to map them.

The maximum size of registers is 32 bits and they can be read or written in host-endian format. Normally, using memcpy suffices, but a model can use regval->reg32 for 32 bit quantities.

\_\_\_\_\_Note \_\_\_\_\_

A future version of SimRdi\_Manager might enable you to change the maximum size of registers.

Returns SIM\_OK on success, or SIM\_REGISTER\_ACCESS on error.

#### read and write

Must not be used by you, because they are used by the RVISS coprocessors. Leave these set to NULL.

# **Register definitions**

The registers are described using the Register\_Definition type whose members are:

size The size in bytes of the register.

change\_case Set this to one of the following:

EECHGCASE\_UP

The uppercase version of the register symbol name is accepted in addition to the exact register name.

EECHGCASE DOWN

The lowercase version of the register symbol name is accepted in addition to the exact register name.

EECHGCASE\_NOT

Only the exact register name is accepted.

type One of TYPE\_SIGNED\_CHAR, TYPE\_UNSIGNED\_CHAR, TYPE\_SIGNED\_SHORT\_INT,

TYPE\_UNSIGNED\_SHORT\_INT, TYPE\_SIGNED\_LONG or TYPE\_UNSIGNED\_LONG.

name The symbol name of the register. By convention it starts with the @

symbol and must only contain alphanumeric characters, \_, @, and \$.

buttonName The name that appears in the register window if the model asks for it to

be exposed. The buttonName must be padded to the right with spaces to make it a fixed length long. This means that the register values all line up when shown in the register window. Typically, a model pads the string to a length that is the same length as the longest unpadded buttonName that it wants to expose.

flags Set this to one of the following:

**0** read/write

1 read-only

2 write-only

reg\_map Reserved. Set this to zero.

#### **Block numbers**

*Block numbers* are used to group adverts for particular kinds of register together. Current block numbers are defined in uniregs\_registration\_event.h:

uniregs\_armulator

Reserved.

uniregs\_general\_regs\_export

Put in this block any register that does not seem to fit anywhere else.

uniregs\_model\_debugging\_registers

This block is not intended for end users to see. Put registers in here that you find useful while debugging the model code but do not want end users seeing.

\_\_\_\_\_ Note \_\_\_\_\_

For the registers in this model to be available you must set the ARM\_VERBOSE environment variable as follows:

ARM\_VERBOSE=simrdi\_manager:show\_all\_blocks\_in\_regwin

If you have an RealView Connection Broker process running you must restart it to ensure that it recognizes the new value for ARM\_VERBOSE.

# uniregs\_cycle\_counters

This block contains the cycle counter for the model. For example, the cycle counter provided by the memory callback is always the top one in this block. This is because the cycle counter sorting bits of config\_flags are all set and the counter gets sorted first. The RDI cycle counters provided by the model are sorted last (corresponding to \$statistics in some debuggers).

#### uniregs\_peripherals

This block contains peripherals/models that are tied to a particular processor.

#### uniregs\_shared\_peripherals

This block contains peripherals that are shared between many cores on a multi-core platform.

#### uniregs\_shared\_buses

Registers relating to shared buses.

#### uniregs\_extensions

Those modules that are not peripherals but are general extensions can put their registers here.

#### uniregs\_shared\_extensions

Modules that are extensions that are not tied to a particular core in multi-core systems must go here.

The symbols in blocks are only exported if they exist in the list srpv->blocks\_to\_export, that is an array of maximum length srpv->blocks\_to\_export\_len. This is a list of block numbers terminated by a block number of -1.

During the debugging of models it might be useful to set the ARM\_VERBOSE environment variable to simrdi\_manager:show\_all\_blocks\_in\_regwin. This forces all blocks to be exported.

Note	
If you put registers in the uniregs_model_debugging_registers block the normally exported to be available in RealView Debugger.	y are not

# 4.1.9 Register windows service (regwin)

The *register windows service* (regwin) service of SimRdiProcVec lets you define your own register tabs. Each advert can only register a single tab and it contains a pointer to a type RegWin that is a typedef to structure REG\_WIN.

——Note	· ——	<del></del>	
registers are registers app that the two	also expos ear twice in entries refe registers to	eripheral exposes registers through this mechanism, and the red through a RealView Debugger board file, then the same in the register views. RealView Debugger has no way of knowing er to the same registers. Therefore, it is desirable to enable the be configurable by using a toolconf entry that the initialization terprets.	
The REG_WIN	structure h	as the following members:	
tab_name	The format <i>short_name</i> , <i>long_name</i> . <i>short_name</i> is what appears on the tab, <i>long_name</i> is what appears in the tool tip, or when you right-click on the tab.		
lines	An array of lines. The format for lines is:		
	"_text"	An uninterpreted description line.	
	"\$+"	Expansion block (the little + button that you push to expose more registers), the default for this is normally closed. The following line must be a "_text" line that names this block.	
	"\$-"	Expansion block, normally open. Again the following line must be a "_text" line.	
	"=name"	Corresponds to one of the register names that has been added through the register adverts, for example, @model_register.  The name that appears in the window is the buttonName field of the Register_Definition structure.	
		Each buttonName must be padded with spaces if you want the values to line up.	
	"name"	Only the value appears.	
	N	Note ————	
	None of character	the strings in these arrays must contain tab or new-line rs.	

line\_cnt Number of lines in lines.

enum\_cnt Reserved. Set to zero.

enum\_list Reserved. Set to NULL.

### Autogenerated register window tabs

SimRdi\_Manager automatically generates an entry for the variables in a register tab that corresponds to a specific block when both these conditions exist:

the config\_flags of the variables do not have the following bit set (in uniregs\_registration\_event.h):
 UNIREGS\_DO\_NOT\_AUTO\_GENERATE\_REG\_WIN

the block number appears in the blocks\_to\_export list in the SimRdiProcVec.

Each advert is converted to an expansion block, that is open by default, and the description field of SimRdi\_Uniregs\_Advert is used as the expansion name of the block.

# 

If you want to alter the order of tabs that appear in the window, then use the reg\_numbers field of the advert to reorder them. The order in the reg\_numbers array is the order they appear in the register window.

The adverts and, therefore, the order of expansion groups, can be changed by altering the bits of config\_flags & UNIREGS\_SORT\_MASK.

# \_\_\_\_\_ Note \_\_\_\_\_

Currently only the uniregs\_cycle\_counters block has a special interpretation of the sort order of adverts, but in the future ARM Limited might add other blocks that care. Suggestions for the use of each block are provided in the comments in uniregs\_registration\_event.h.

If your model is to expose many registers, or requires expansion blocks, then have your model create its own register window. The autogenerate facilities are provided only as a way of preventing tab-proliferation.

#### 4.1.10 Other members of SimRdiProcVec

SimRdiProcVec is the structure that SimRdi\_Manager-aware modules see. This structure contains:

agent The agent handle for the system.

armulator\_handle

The RDI handle for RVISS. The use of this is discouraged as it does not enable multicore systems to work. Normally, models have other ways of obtaining the related core module handle and procvec (if they have access to a coredesc then it contains both).

armulator The RDI procvec for RVISS.

Some more advanced methods that callback through RealView Connection Broker require a handle. None of these methods are available for users in this release.

little\_endian

True if the debugger believes that the target is little-endian. RealView Debugger v1.6 does not support the target changing endianness during the simulation.

really\_little\_endian

True if the target is little-endian.

target\_is\_executable

True if the target is currently executable. The user setting the PC or resetting the processor changes this from False to True. If your model changes the state of the model then it can change this to True or False as necessary.

Note
More elements are included, but these are either intended to be used solely by ARM
Limited, or to be made available in future releases. Use of any of these features is no
supported by ARM Limited, and there is no guarantee to support them in future
releases. However, the calls and structures explicitly mentioned in this document are
supported.

### 4.1.11 Stopping RVISS

To stop RVISS, your model must call the stop\_simulation() member of SimRdiProcVec. Before your model calls this function, it must provide a reason why it is stopping. This is done by filling out the stop\_info structure and by setting stop\_reason\_valid to True.

The STATUS\_INFO structure is declared in tmgrem.h where more detailed information is available, and it has the following members:

detail Holds extra information depending on the value of the mode field.

mode Set this to one of the values specified by STATUS\_MODE. Commonly used values are:

SMODE\_UNKNOWN

Unknown reason.

SMODE SIG

An exception, signal, or other event stopped RVISS. The detail field contains a reason for stopping. See *Built-in stop reasons* on page 4-20 for a list of built-in stop reasons.

SMODE\_SIG\_MEM

An exception on memory stopped RVISS. The detail field contains a reason for stopping. See *Built-in stop reasons* on page 4-20 for a list of built-in stop reasons.

SMODE\_GLOBRK

A global break stopped RVISS. The detail field contains the global break handle as described in the section on global break adverts.

trip\_page If you know the address of the reason for the stop then set this to 0. Otherwise set this to 0xFFFFFFF.

trip\_addr If you know the address of the reason for the stop then set this to the address. Otherwise set this to 0xFFFFFFF.

If the target becomes unexecutable:

- Set mode to SMODE\_SIG.
- 2. Set detail to OSIG\_BADSTATE (see Table 4-1 on page 4-20).
- 3. Clear the srpv->target\_is\_executable flag.

If your model outputs an error message through the host interface:

- 1. Set mode to SMODE\_SIG.
- 2. Set detail to OSIG\_ERROR\_MSG (see Table 4-1 on page 4-20).

# **Built-in stop reasons**

The built-in reasons for stopping begin with the prefix OSIG\_, and they are declared in the enumeration GEN\_SIGNALS in tmgrem.h. The reasons are listed in Table 4-1.

Table 4-1 Built-in stop reason values

Reason value	Description
OSIG_USER_HALT	Halted by user action
OSIG_EMU_STOP	Stop from emulator
OSIG_ILL_OP	Illegal instruction
OSIG_MEM_VIOL	Memory access violation
OSIG_TIME_OUT	Time-out from emulator
OSIG_NO_POWER	No target power detected
OSIG_BUSY	Target not responding because it is busy
OSIG_ERROR	Unknown error
OSIG_ERROR_MSG	Error from target
OSIG_RESET	Reset of target
OSIG_ABORT	Aborted
OSIG_BADSTATE	Bad state
OSIG_BUSERR	Bus error
OSIG_INT	Interrupt
OSIG_TRAP	Trap to use
OSIG_ANA_FULL	Analyzer full
OSIG_ANA_TRIG	Analyzer triggered
OSIG_GLOBRK	Global break detected
OSIG_BRANCH	Control flow breakpoint
OSIG_REGBRK	Register breakpoint

### 4.2 RVISS models

RVISS comprises a collection of models that simulate ARM architecture-based hardware. They enable you to benchmark, develop, and debug software before your hardware is available.

# 4.2.1 Configuring models through ToolConf

RVISS models are configured through ToolConf. ToolConf is a database of tags and values that RVISS reads from configuration files (.dsc and .ami files) during initialization (see *ToolConf* on page 4-107).

A number of functions are provided for looking up values from this database. The full set of functions is defined in:

install\_directory/RVARMulator/ARMulator/1.4/build/clx/toolconf.h

For Windows replace / with \.

All the functions take an opaque handle called a toolconf.

# 4.3 RVISS model insertion

Models must register themselves with RVISS, otherwise RVISS cannot call them when necessary.

This section contains the following examples to show you how to do this:

- Example 1: RVISS with neither Mapfile nor Tracer inserted on page 4-23
- Example 2: RVISS with Mapfile inserted, and Tracer inserted in one link on page 4-24
- Example 3: RVISS with Mapfile inserted, and Tracer inserted in two links on page 4-25.

### 4.3.1 Example 1: RVISS with neither Mapfile nor Tracer inserted

Figure 4-1 shows an example structure of RVISS. This example includes both Mapfile and Tracer, but neither of them are inserted.




Figure 4-1 RVISS with neither Mapfile nor Tracer inserted

The links in this structure are produced as follows:

- During initialization, every peripheral, including Timer and Interrupt Controller, calls bus->bus\_registerPeripFunc(BusRegAct\_Insert, regn). This creates the links from the decoder to the peripherals. See *ARMul\_BusRegisterPeripFunc* on page 4-82 for details.
- During initialization, Timer calls ARMulif\_GetInterruptController, and Interrupt Controller calls ARMulif\_InstallNewInterruptController to create the link from Timer to Interrupt Controller. You can find the prototypes for these functions in armul\_askrdi.h.
- The remaining links are created by RVISS itself.

At run time, Interrupt Controller calls ARMulif\_SetSignal (see *ARMulif\_SetSignal* on page 4-63) to use the link from Interrupt Controller to the core.

### 4.3.2 Example 2: RVISS with Mapfile inserted, and Tracer inserted in one link

Figure 4-2 shows the structure with both Mapfile and Tracer inserted.




Figure 4-2 RVISS with Mapfile inserted, and Tracer inserted in one link

The links in this figure are created in the same way as in Example 1, except that:

- During initialization, Mapfile calls ARMulif\_QueryMemInterface and ARMul\_InsertMemInterface to insert itself in the link between MMU/Cache and Flatmem.
- Tracer calls ARMulif\_QueryMemInterface and ARMul\_InsertMemInterface to insert itself in the link between MMU/Cache and Flatmem. Tracer can do this at any time.

Tracer can also call ARMul\_RemoveMemInterface to remove itself at any time.

You can find the prototypes for these functions in armul\_askrdi.h and armul\_mem.h.

# 4.3.3 Example 3: RVISS with Mapfile inserted, and Tracer inserted in two links




Figure 4-3 RVISS with Mapfile inserted, and Tracer inserted in two links

The links in this figure are created in the same way as in Example 2, except that:

• Tracer calls ARMulif\_QueryMemInterface and ARMul\_InsertMemInterface a second time to insert itself in the link between Core and MMU/Cache. Tracer can do this at any time.

Tracer can also call ARMul\_RemoveMemInterface to remove itself at any time.

# 4.4 Communicating with the core

During initialization, all the models receive a pointer to an mdesc structure of type RDI\_ModuleDesc \*. They copy this structure into their own state as a field called coredesc. This is passed as the first parameter to most *ARMulif* (RVISS interface) functions. RVISS exports these functions to enable models to access the RVISS state through this handle.

The following functions provide read and write access to ARM registers:

- ARMulif\_GetReg on page 4-28
- ARMulif\_SetReg on page 4-28
- ARMulif\_GetPC and ARMulif\_GetR15 on page 4-29
- ARMulif\_SetPC and ARMulif\_SetR15 on page 4-29
- ARMulif GetCPSR on page 4-30
- ARMulif\_SetCPSR on page 4-30
- *ARMulif\_GetSPSR* on page 4-31
- *ARMulif\_SetSPSR* on page 4-31.

A model must pass a pointer to their coredesc structure when calling a function in ARMulif that calls the core.

The following functions provide convenient access to specific bits or fields in the CPSR:


- *ARMulif\_ThumbBit* on page 4-32
- ARMulif GetMode on page 4-32.

The following functions call the read and write methods for a coprocessor:

- ARMulif\_CPRead on page 4-33
- *ARMulif CPWrite* on page 4-34.

The following function enables you to change the configuration of your modeled processor:

• ARMulif\_SetConfig on page 4-35.



It is not appropriate to access some parts of the state from certain parts of a model. For example, you must not set the contents of an ARM register from a memory access function, because the memory access function can be called during simulation of an instruction. In contrast, it is sometimes necessary to set the contents of ARM registers from a SWI handler function.

### 4.4.1 Mode numbers

A number of the following functions take an **unsigned** mode parameter to specify the processor mode. The mode numbers are defined in armdefs.h, and are listed here:

- USER32MODE
- FIQ32MODE
- IRQ32MODE
- SVC32MODE
- ABORT32MODE
- UNDEF32MODE
- SYSTEM32MODE

In addition, the special value CURRENTMODE is defined. This enables  $ARMulif\_GetReg()$ , for example, to return registers of the current mode.

### 4.4.2 ARMulif\_GetReg

This function reads a register for a specified processor mode.

### **Syntax**

ARMword ARMulif\_GetReg(RDI\_ModuleDesc \*mdesc, ARMword mode, unsigned reg)

where:

*mdesc* is the handle for the core.

mode is the processor mode. Values for mode are defined in armdefs.h (see

Mode numbers on page 4-27).

reg is the register to read. Valid values are 0 to 14 for registers r0 to r14, PC,

or CPSR.

#### Return

The function returns the value in the given register for the specified mode.

### 4.4.3 ARMulif SetReg

This function writes a register for a specified processor mode.

### **Syntax**

where:

*mdesc* is the handle for the core.

mode is the processor mode. Mode numbers are defined in armdefs. h (see *Mode* 

numbers on page 4-27).

reg is the register to write. Valid values are 0 to 14 for registers r0 to r14, PC,

or CPSR.

value is the value to be written to register reg for the specified processor mode.

### Usage

You can use this function to write to any of the general purpose registers r0 to r14, the PC, or CPSR.

# 4.4.4 ARMulif\_GetPC and ARMulif\_GetR15

This function reads the pc. ARMulif\_GetPC and ARMulif\_GetR15 are synonyms.

# **Syntax**

ARMword ARMulif\_GetPC(RDI\_ModuleDesc \*mdesc)

ARMword ARMulif\_GetR15(RDI\_ModuleDesc \*mdesc)

where:

*mdesc* is the handle for the core.

#### Return

This function returns the value of the pc.

# 4.4.5 ARMulif\_SetPC and ARMulif\_SetR15

This function writes a value to the pc. ARMulif\_SetPC and ARMulif\_SetR15 are synonyms.

# **Syntax**

void ARMulif\_SetPC(RDI\_ModuleDesc \*mdesc, ARMword value)

void ARMulif\_SetR15(RDI\_ModuleDesc \*mdesc, ARMword value)

where:

*mdesc* is the handle for the core.

value is the value to be written to the pc.

# 4.4.6 ARMulif\_GetCPSR

This function reads the CPSR.

# **Syntax**

ARMword ARMulif\_GetCPSR(RDI\_ModuleDesc \*mdesc)

where:

*mdesc* is the handle for the core.

### Return

The function returns the value of the CPSR.

# 4.4.7 ARMulif\_SetCPSR

This function writes a value to the CPSR.

# **Syntax**

void ARMulif\_SetCPSR(RDI\_ModuleDesc \*mdesc, ARMword value)

where:

*mdesc* is the handle for the core.

value is the value to be written to the CPSR.

### 4.4.8 ARMulif GetSPSR

This function returns the current contents of the SPSR for a specified processor mode.

### **Syntax**

ARMword ARMulif\_GetSPSR(RDI\_ModuleDesc \*mdesc, ARMword mode)

where:

is the handle for the core.

mode is the processor mode for the SPSR you want to read.

### **User mode**

ARMulif\_GetSPSR returns the current contents of the CPSR if mode is USER32MODE.

# 4.4.9 ARMulif\_SetSPSR

This function writes a value to the SPSR for a specified processor mode.

### **Syntax**

void ARMulif\_SetSPSR(RDI\_ModuleDesc \*mdesc, ARMword mode, ARMword value)

where:

*mdesc* is the handle for the core.

is the processor mode for the SPSR you want to write.

value is the value to be written to the SPSR for the specified mode.

#### **User mode**

ARMulif\_SetSPSR does nothing if mode is USER32MODE.

# 4.4.10 ARMulif\_ThumbBit

This function returns 1 if the core is in Thumb® state, 0 if the core is in ARM state.

# **Syntax**

```
unsigned ARMulif_ThumbBit(RDI_ModuleDesc *mdesc)
```

where:

*mdesc* is the handle for the core.

# 4.4.11 ARMulif\_GetMode

This function reads the current processor mode.

# **Syntax**

unsigned ARMulif\_GetMode(RDI\_ModuleDesc \*mdesc)

where:

*mdesc* is the handle for the core.

# 4.4.12 ARMulif\_CPRead

This function calls the read method for a coprocessor.

### **Syntax**

where:

*mdesc* is the handle for the core.

*cpnum* is the number of the coprocessor.

reg is the number of the coprocessor register to read from, as indexed by CRn

in an LDC or STC instruction.

data is a pointer for the data read from the coprocessor register. The number

of words transferred, and the order of the words, is coprocessor

dependent.

#### Return

The function must return:

- ARMul\_DONE, if the register can be read
- ARMul\_CANT, if the register cannot be read.

### 4.4.13 ARMulif\_CPWrite

This function calls the write method for a coprocessor. It also intercepts calls to write the FPE emulated registers.

### **Syntax**

where:

*mdesc* is the handle for the core.

cpnum is the number of the coprocessor.

reg is the number of the coprocessor register to read from, as indexed by CRn

in an LDC or STC instruction.

data is a pointer for the data read from the coprocessor register. The number

of words transferred, and the order of the words, is coprocessor

dependent.

#### Return

The function must return:

- ARMul\_DONE, if the register can be written
- ARMul\_CANT, if the register cannot be written.

# 4.4.14 ARMulif\_SetConfig

This function changes the config value of the modeled processor. The config value represents the state of the configuration pins on the ARM core.

# **Syntax**

#### Return

The function returns the previous config value.

0x02 (0b00000010)

### Usage

# Example

newValue

```
oldConfig = ARMulif_SetConfig(state, 0x00000001, 0x00000001);
//This sets bit[0] to value 1
oldConfig = ARMulif_SetConfig(state, 0x00000002, 0x00000001);
//This sets bit[0] to value 0 - note that bit[0] is unaffected.
```

You can use the following call to obtain the current settings of the configuration pins, without modifying them:

```
currentConfig = ARMulif_SetConfig(state, 0, 0)
```

# 4.5 Basic model interface

This section has the following subsections:

- Declaration of a private state data structure on page 4-37
- *Model initialization* on page 4-38
- *Model finalization* on page 4-38.

For each model, you must write an initialization function. For additional functionality, you must register callbacks.

Macros are provided in minperip.h for the following abstractions:

- Declaration of a private state data structure on page 4-37
- *Model initialization* on page 4-38
- *Model finalization* on page 4-38.

See also *Initialization, finalization, and state macros* on page 3-7.

# 4.5.1 Declaration of a private state data structure

Each model must store its state in a private data structure. Initialization and finalization macros are provided by ARMulif. These macros require the use of certain fields in this data structure.

To declare a state data structure, use the BEGIN\_STATE\_DECL and END\_STATE\_DECL macros as follows:

```
/*
    * Create a YourModelState data structure
    */
BEGIN_STATE_DECL(YourModel)
/*
    * Your private data here
    */
END_STATE_DECL(YourModel)
```

This declares a structure:

typedef struct YourModelState

This structure contains:

- predefined data fields:
  - toolconf config
  - const struct RDI\_HostosInterface \*hostif
  - RDI\_ModuleDesc coredesc;
  - RDI\_ModuleDesc agentdesc
- the private data you put between the macros.

#### 4.5.2 Model initialization

The BEGIN\_INIT() and END\_INIT() macros form the start and finish of the initialization function for the model. The initialization function is called:

- during RVISS initialization
- whenever a new image is downloaded from the debugger.

The following local variables are provided in the initialization function:

bool coldboot

TRUE if RVISS is initializing, FALSE if a new image is being downloaded from the debugger.

YourModelState \*state

A pointer to the private state data structure. Memory for this is allocated and cleared by the initialization macro, and the predefined data fields are initialized.

In the initialization function, your model must:

- initialize any private data
- install any callbacks.

### 4.5.3 Model finalization

The BEGIN\_EXIT() and END\_EXIT() macros form the start and finish of the finalization function for the model. The finalization function is called when RVISS is closing down.

The following local variable is provided in the finalization function:

YourModelState \*state

Your model must de-install any callbacks in the finalization function.

The END\_EXIT() macro frees memory allocated for state.

# 4.6 The memory interface

The memory interface is the interface between the RVISS core and the memory model.

Because there are many core processor types, there are many memory type variants. The memory initialization function is told which type it must provide (see *Memory model initialization function* on page 4-43). A model must refuse to initialize in the case of an unrecognized memory type variant.



The **nTRANS** signal from the processor is not passed to the memory interface. Because this signal changes infrequently and might not be used by a memory model, a model must use TransChangeUpcall() to track **nTRANS**. You can find the prototype for TransChangeUpcall in armul\_mem.h.

# 4.6.1 Memory type variants

The memory type variants are defined in the ARMul\_MemInterface structure in armul\_mem.h. They are described in the following sections:

- Basic memory types
- Cached versions of basic memory types on page 4-40
- Byte-lane memory for StrongARM on page 4-40
- ARM8 memory type on page 4-41
- ARM9 memory type on page 4-41

# Basic memory types

There are three basic variants of memory type. All three use the same function interface to the core. The types are defined as follows:

ARMul\_MemType\_Basic

supports byte and word loads and stores.

ARMul\_MemType\_16Bit

is the same as ARMul\_MemType\_Basic but with the addition of halfword loads and stores.

ARMul\_MemType\_Thumb

is the same as ARMul\_MemType\_16Bit but with halfword instruction fetches. The halfword instruction fetches can be sequential.

This can indicate to a memory model that most accesses are halfword-instruction-sequential rather than the usual word-instruction-sequential.



Memory models that do not support halfword accesses must refuse to initialize for ARMul\_MemType\_16Bit and ARMul\_MemType\_Thumb.

For all three types, the model must fill in the interf->x.basic function pointers.

The file flatmem.c contains an example function that implements a basic model.

### Cached versions of basic memory types

There are three variants of the basic memory types for cached processors such as the ARM710 and ARM740T. These variants are defined as follows:

- ARMul\_MemType\_BasicCached
- ARMul\_MemType\_16BitCached
- ARMul\_MemType\_ThumbCached.

These differ from the basic equivalents in that there are only two types of cycle:

- Memory cycle, where acc\_MREQ(acc) is TRUE.
- cycle, where acc\_MREQ(acc) is FALSE.

A non-sequential access consists of an Idle cycle followed by a Memory cycle, with the same address supplied for both.

A sequential access is a Memory cycle, with address incremented from the previous access.

# **Byte-lane memory for StrongARM**

StrongARM® variants are defined as follows:

- ARMul\_MemType\_StrongARM
- ARMul\_MemType\_ByteLanes.

Externally, StrongARM can use a byte-lane memory interface. There is a StrongARM variant of the basic memory type that handles this. All the function types are the same, and the model must still fill in the basic part of the ARMul\_MemInterface structure, but the meaning of the ARMul\_acc word passed to the access() function is different.

The StrongARM variant replaces acc\_WIDTH (see *Macros for access types* on page 4-51) with acc\_BYTELANE(acc). This returns a four-bit mask of the bytes in the word passed to the access() function that are valid.

There is no byte-order problem with this method of access. The model can ignore byte order. Bit[0] of this word corresponds to bits[7:0] of the data, bit[1] to bits[15:8], bit[2] to bits[23:16], and bit[3] to bits[31:24].

——— Note	
11010	

Byte-lane memory for ARM7TDMI® is not supported.

# ARM8 memory type

The ARM8 memory type is defined as:

ARMul\_MemType\_ARM8

This is a double bandwidth interface. The ARM8 core can request two sequential accesses per cycle.

### ARM9 memory type

The ARM9 memory type is defined as:

ARMul\_MemType\_ARM9

# 4.7 Memory model interface

The memory model interface is defined in the file armul\_mem.h, which is included from armul\_defs.h. All memory access are performed through a single function pointer that is passed a flags word. The flags word consists of a bitfield in which the bits correspond to the signals on the outside of the ARM processor. This determines the type of memory access that is being performed.

At initialization time, the initialization function registers a number of functions in the memory interface structure, ARMul\_MemInterface in armul\_mem.h.

The following section describes the initialization function:

• *Memory model initialization function* on page 4-43.

The following sections describe the basic function entries:

- armul\_ReadClock on page 4-44
- armul\_GetCycleLength on page 4-44
- armul ReadCycles on page 4-45
- armul MemAccess on page 4-46.

The following sections describe the functions required for some processors, but not for others:

- armul\_MemAccess2 on page 4-47
- armul\_MemAccAsync on page 4-48
- armul\_HarvardMemAccess on page 4-49.

Type definitions for these functions are in armul\_mem.h.



armul\_mem.h contains several type definitions for several functions that are *not* used by RVISS. You do not have to supply these functions.

### 4.7.1 Memory model initialization function

A memory model must export a function that is called during initialization. You must provide the memory model initialization function. If the model and the function are registered, and an armul.cnf entry is found, then the memory model initialization function is called.

The name of the function is defined by you. In the description below, the name MemInit is used.

### **Syntax**

where:

state is a pointer to the RVISS state.

interf is a pointer to the memory interface structure. See the ARMul\_MemInterface

structure in armul\_mem.h for an example.

variant is the interface variant. See the ARMul MemType enumeration in

armul\_mem.h. See *Memory type variants* on page 4-39 for a description of

the variants.

your\_config is the configuration database for your model or models.

core\_config is the configuration database for the core.

#### Return

This function returns either:

- ARMulErr\_NoError, if there is no error during initialization
- an ARMul Error value.

The error must be passed through Hostif\_RaiseError() for formatting (see *Hostif\_RaiseError* on page 4-90).

### Usage

The initialization must set the handle for the model by assigning to interf->handle. The handle is usually a pointer to the state representing this instantiation of the the model. RVISS passes this handle to all the access functions it calls.

### 4.7.2 armul ReadClock

This function must return the elapsed time in microseconds since the simulation model reset.

The read\_clock entry in the ARMul\_MemInterface structure is a pointer to an armul\_ReadClock() function.

# **Syntax**

ARMTime armul\_ReadClock(void \*handle)

where:

handle is the value of interf->handle set in MemInit.

#### Return

This function returns an ARMTime value representing the elapsed time in microseconds. The default type of ARMTime is **unsigned long**. ARMTime is defined in armul\_types.h.

### Usage

A model can supply NULL if it does not support this functionality.

# 4.7.3 armul\_GetCycleLength

The get\_cycle\_length entry in the ARMul\_MemInterface structure is a pointer an armul\_GetCycleLength() function. This function must return the length of a single cycle in units of one tenth of a nanosecond.

You must implement this function, even if the implementation is very simple. You define the function name yourself.

# **Syntax**

unsigned long armul\_GetCycleLength(void \*handle)

where:

handle is the value of interf->handle set in MemInit.

#### Return

The function returns an **unsigned long** representing the length of a single cycle in units of one tenth of a nanosecond. For example, it returns 300 for a 33.3MHz clock.

### 4.7.4 armul\_ReadCycles

The read\_cycles entry in the ARMul\_MemInterface structure is a pointer to an armul\_ReadCycles() function. This function must calculate the total cycle count since the simulation model reset.

You must implement this function, even if the implementation is very simple. You define the function name yourself.

### **Syntax**

const ARMul\_Cycles \*armul\_ReadCycles(void \*handle)

where:

handle is the value of interf->handle set in MemInit.

#### Return

RVISS calls this function each time the debugger reads the counters. It must calculate the total cycle count and returns a pointer to the ARMul\_Cycles structure that contains the cycle counts. The ARMul\_Cycles structure is defined in armul\_mem.h.

# Usage

A model can keep count of the accesses made to it by RVISS by providing this function. The value of the CoreCycles field in ARMul\_Cycles is provided by RVISS, not by the memory model. When you write this function, you must calculate the Total field, because this is the value returned when ARMul\_Time() is called. See *Event scheduling functions* on page 4-77 for a description of ARMul\_Time().

#### 4.7.5 armul MemAccess

The access entry in the ARMul\_MemInterface structure is a pointer to an armul\_MemAccess() function. This function is called on each ARM core cycle.

You must implement this function, even if the implementation is very simple. You define the function name yourself.

### **Syntax**

where:

handle is the value of interf->handle set in MemInit.

address is the value on the address bus.

data is a pointer to the data for the memory access. See Data for reads and

writes on page 4-50 for details.

access\_type encodes the type of cycle. On some processors, for example, cached

processors, some of the signals are not valid. See Macros for access types

on page 4-51 for details of the macros for determining access type.

#### Return

The function returns:

1 indicates successful completion of the cycle

**0** tells the processor to busy-wait and try the access again next cycle

**–1** signals an abort

-2 indicates that an address was not decoded by a peripheral model (see

Reference peripherals on page 4-114).

----- Note -----

Memory models must not return –2. Only a peripheral that has registered

an address range with a bus-decoder can return –2.

### 4.7.6 armul MemAccess2

This function is required for ARM8 models.

# **Syntax**

where:

handle is the value of interf->handle set in MemInit.

address is the value on the address bus.

data is a pointer to the data for the memory access. See Data for reads and

writes on page 4-50 for details.

access\_type encodes the type of cycle. On some processors, for example, cached

processors, some of the signals are not valid. See *Macros for access types* on page 4-51 for details of the macros for determining access type.

#### Return

The function returns:

1 Indicates successful completion of the cycle.

Tells the processor to busy-wait and try the access again next cycle.

**–1** Signals an abort.

2 Signals successful return of a single word of a doubleword load. To load

the second word, the caller increments address by 4 and issues a single

word load.

# 4.7.7 armul\_MemAccAsync

This is a memory access function used by ARM10, ARM11 and XScale models.

### **Syntax**

where:

handle is the value of interf->handle set in MemInit.

address is the value on the address bus.

data is a pointer to the data for the memory access. See Data for reads and

writes on page 4-50 for details.

acc encodes the type of cycle. On some processors, for example, cached

processors, some of the signals are not valid. See *Macros for access types* on page 4-51 for details of the macros for determining access type.

abs\_time is the absolute time since reset.

#### Return

The function returns:

1 indicates successful completion of the cycle

**0** tells the processor to busy-wait and try the access again next cycle

**-1** signals an abort.

### 4.7.8 armul HarvardMemAccess

This is the memory access function used for true Harvard models, where both busses present the required access parameters in the same function call.

# **Syntax**

where:

handle is the value of interf->handle set in MemInit.

address1 is the value on the data address bus.

data1 is a pointer to the data for the data memory access. See *Data for reads* 

and writes on page 4-50 for details.

access1 encodes the type of cycle for the data memory access. On some

processors, for example, cached processors, some of the signals are not valid. See *Macros for access types* on page 4-51 for details of the macros

for determining access type.

return1 is the return value for the data memory access:

1 indicates successful completion of the cycle

tells the processor to busy-wait and try the access again next

cycle

**-1** signals an abort.

address2 is the value on the instruction address bus.

data2 is a pointer to the data for the instruction memory access. See Data for

reads and writes on page 4-50 for details.

access2 encodes the type of cycle for the instruction memory access. On some

processors, for example, cached processors, some of the signals are not valid. See *Macros for access types* on page 4-51 for details of the macros

for determining access type.

return2 is the return value for the instruction memory access:

1 indicates successful completion of the cycle

tells the processor to busy-wait and try the access again next cycle

**-1** signals an abort.

#### 4.7.9 Data for reads and writes

#### Reads

For reads, the memory model function must write the value to be read by the core to the location pointed to by data. For example, with a byte load it must write the byte value, with a halfword load it must write the halfword value.

Note			
Your model must ensure that the	e value written	is the correct	width.

The model can ignore the alignment of the address passed to it because this is handled by RVISS. However, it must present the bytes of the word in the correct order for the byte order of the processor. Your model can determine this by using either a ConfigChangeUpcall() upcall or ARMulif\_SetConfig() (see *Communicating with the core* on page 4-26).

armul\_defs.h provides a flag variable macro named HostEndian. HostEndian is TRUE if RVISS is running on a big-endian machine. See the flatmem.c memory model for an example of how to handle byte order.

Writes

For writes, *data* points to the datum to be stored. However, this value might have to be shortened for a byte or halfword store.

As with reads, byte order must be handled correctly.

### 4.7.10 Macros for access types

The macros for determining access type are:

acc\_MREQ(acc) chooses between memory request and non-memory request

accesses.

acc\_WRITE(acc), acc\_READ(acc)

for memory cycles, these determine whether the current access is

a read or a write cycle. Not acc\_READ implies acc\_WRITE, and not

acc\_WRITE implies acc\_READ.

acc\_SEQ(acc) for a memory cycle, this is TRUE if the addess is the same as, or

sequentially follows from, the address of the preceding cycle. For

a non-memory cycle it distinguishes between coprocessor

(acc\_SEQ) and idle (not acc\_SEQ) cycles.

acc\_OPC(acc) for memory cycles, this is TRUE if the data being read is an

instruction. It is never TRUE for writes.

acc\_LOCK(acc) distinguishes a read-lock-write memory cycle.

acc\_ACCOUNT(acc) is TRUE if the cycle is coming from the ARM core, rather than the

remote debug interface.

acc\_WIDTH(acc) returns BITS\_8, BITS\_16, BITS\_32, or BITS\_64 depending on whether

a byte, halfword, word or doubleword is being accessed.

# 4.8 Coprocessor model interface

The coprocessor model interface is defined in armul\_copro.h. The basic coprocessor functions are:

- ARMulif\_InstallCoprocessorV5 on page 4-53
- *LDC* on page 4-54
- *STC* on page 4-55
- *MRC* on page 4-56
- *MCR* on page 4-57
- *MRC* on page 4-56
- *MCR* on page 4-57
- *MCRR* on page 4-58
- *MRRC* on page 4-59
- *CDP* on page 4-60.



Some coprocessors have registers that are write-only. The value written to these registers must be a specific value. If an incorrect value is written to these registers in a model, the result is unpredictable, and might not follow what happens in the hardware.

In addition, two functions are provided that enable a *Remote Debug Interface* (RDI) 1.5.1 compatible debugger to read and write coprocessor registers through the RDI. They are:

- read on page 4-61
- write on page 4-62.

If a coprocessor does not handle one or more of these functions, it must leave their entries in the ARMul\_CPInterface structure unchanged.

## 4.8.1 ARMulif\_InstallCoprocessorV5

Use this function to register a coprocessor handler.

This function is prototyped in armul\_copro.h.

### **Syntax**

where:

*mdesc* is the handle for the core.

*number* is the coprocessor number.

*cpv5* is a pointer to the coprocessor interface structure.

handle is a pointer to private data to pass to each coprocessor function.

#### Return

This function returns either:

- ARMulErr\_NoError, if there is no error
- an ARMul\_Error value.

The error must be passed through Hostif\_RaiseError() for formatting (see *Hostif\_RaiseError* on page 4-90).

#### 4.8.2 LDC

This function is called when an LDC instruction is recognized for a coprocessor.

### **Syntax**

unsigned LDC(void \*handle, int type, ARMword instr, ARMword \*data)

where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

type is the type of coprocessor access. This can be one of:

ARMul\_CP\_FIRST indicates that this is the first time the coprocessor

model has been called for this instruction.

ARMul\_CP\_BUSY indicates that this is a subsequent call, after the first

call was busy-waited.

ARMul\_CP\_INTERRUPT warns the coprocessor that the ARM processor is

about to service an interrupt, so the coprocessor must discard the current instruction. Usually, the instruction is retried later, in which case the *type* is

reset to ARMul\_CP\_FIRST.

ARMul\_CP\_TRANSFER indicates that the ARM processor is about to

perform the load.

ARMul\_CP\_DATA indicates that valid data is included in data.

instr the current opcode.

data is a pointer to the data being loaded to the coprocessor from memory.

#### Return

- ARMul\_CP\_INC, to request more data from the core (only in response to ARMul\_CP\_FIRST, ARMul\_CP\_BUSY, or ARMul\_CP\_DATA).
- ARMul\_CP\_DONE, to indicate that the coprocessor operation is complete (only in response to ARMul\_CP\_DATA).
- ARMul\_CP\_BUSY, to indicate that the coprocessor is busy (only in response to ARMul\_CP\_FIRST or ARMul\_CP\_BUSY).
- ARMul\_CP\_CANT, to indicate that the instruction is not supported, or the specified register cannot be accessed (only in response to ARMul\_CP\_FIRST or ARMul\_CP\_BUSY).

• ARMUL\_CP\_LAST, to indicate that the next load is the last in the sequence. This is only required for ARM9.

#### 4.8.3 STC

This function is called when an STC instruction is recognized for a coprocessor.

### Syntax

unsigned STC(void \*handle, int type, ARMword instr, ARMword \*data)

where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

type is the type of the coprocessor access. This can be one of:

ARMul\_CP\_FIRST indicates that this is the first time the coprocessor

model has been called for this instruction.

ARMul\_CP\_BUSY indicates that this is a subsequent call, after the first

call was busy-waited.

ARMul\_CP\_INTERRUPT warns the coprocessor that the ARM processor is

about to service an interrupt, so the coprocessor must discard the current instruction. Usually, the instruction is retried later. In that case the *type* is

reset to ARMul\_CP\_FIRST.

ARMul\_CP\_DATA indicates that the coprocessor must return valid data

in \*data.

instr is the current opcode.

data is a pointer to the location of the data being saved to memory.

#### Return

- ARMul\_CP\_INC, to indicate that there is more data to transfer to the core (only in response to ARMul\_CP\_FIRST, ARMul\_CP\_BUSY, or ARMul\_CP\_DATA).
- ARMul\_CP\_DONE, to indicate that the coprocessor operation is complete (only in response to ARMul\_CP\_DATA).
- ARMul\_CP\_BUSY, to indicate that the coprocessor is busy (only in response to ARMul\_CP\_FIRST or ARMul\_CP\_BUSY).

- ARMul\_CP\_CANT, to indicate that the instruction is not supported, or the specified register cannot be accessed (only in response to ARMul\_CP\_FIRST or ARMul\_CP\_BUSY).
- ARMUL\_CP\_LAST, to indicate that the next save is the last in the sequence. This is
  only required for ARM9.

#### 4.8.4 MRC

This function is called when an MRC instruction is recognized for a coprocessor. If the requested coprocessor register does not exist or cannot be written to, the function must return ARMu1\_CP\_CANT.

### **Syntax**

unsigned MRC(void \*handle, int type, ARMword instr, ARMword \*data)

where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

type is the type of the coprocessor access. This can be one of:

ARMul\_CP\_FIRST indicates that this is the first time the coprocessor

model has been called for this instruction.

ARMul\_CP\_BUSY indicates that this is a subsequent call, after the first

call was busy-waited.

ARMul\_CP\_INTERRUPT warns the coprocessor that the ARM processor is

about to service an interrupt, so the coprocessor must discard the current instruction. Usually, the instruction is retried later, in which case the *type* is

reset to ARMul\_CP\_FIRST.

ARMul\_CP\_DATA indicates that valid data is included in \*data.

instr is the current opcode.

data is a pointer to the location of the data being transferred from the

coprocessor to the core.

#### Return

- ARMul\_CP\_DONE, to indicate that the coprocessor operation is complete, and valid data has been returned to \*data
- ARMul\_CP\_BUSY, to indicate that the coprocessor is busy

 ARMul\_CP\_CANT, to indicate that the instruction is not supported, or the specified register cannot be accessed.

#### 4.8.5 MCR

This function is called when an MCR instruction is recognized for a coprocessor. If the requested coprocessor register does not exist or cannot be written to, the function must return ARMu1\_CP\_CANT.

# **Syntax**

unsigned MCR(void \*handle, int type, ARMword instr, ARMword \*data)

where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

type is the type of the coprocessor access. This can be one of:

ARMul\_CP\_FIRST indicates that this is the first time the coprocessor

model has been called for this instruction.

ARMul\_CP\_BUSY indicates that this is a subsequent call, after the first

call was busy-waited.

ARMul\_CP\_INTERRUPT warns the coprocessor that the ARM processor is

about to service an interrupt, so the coprocessor must discard the current instruction. Usually, the instruction is retried later, in which case the *type* is

reset to ARMul\_CP\_FIRST.

ARMul\_CP\_DATA indicates valid data is included in data.

instr is the current opcode.

data is a pointer to the data being transferred to the coprocessor.

#### Return

- ARMul\_CP\_DONE, to indicate that the coprocessor operation is complete
- ARMul\_CP\_BUSY, to indicate that the coprocessor is busy
- ARMul\_CP\_CANT, to indicate that the instruction is not supported, or the specified register cannot be accessed.

#### 4.8.6 MCRR

This function is called when an MCRR instruction is recognized for a coprocessor.

The function must return ARMul\_CP\_CANT if:

- the requested coprocessor register does not exist
- the requested coprocessor register cannot be written to
- the coprocessor is ARMv4T or earlier.

### **Syntax**

unsigned MCRR(void \*handle, int type, ARMword instr, ARMword \*data)

where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

type is the type of the coprocessor access. This can be one of:

ARMul\_CP\_FIRST indicates that this is the first time the coprocessor

model has been called for this instruction.

ARMul\_CP\_BUSY indicates that this is a subsequent call, after the first

call was busy-waited.

ARMul\_CP\_INTERRUPT warns the coprocessor that the ARM processor is

about to service an interrupt, so the coprocessor must discard the current instruction. Usually, the instruction is retried later, in which case the *type* is

reset to ARMul\_CP\_FIRST.

ARMul\_CP\_DATA indicates valid data is included in data.

instr is the current opcode.

data is a pointer to the data being transferred to the coprocessor.

#### Return

- ARMu1\_CP\_DONE, to indicate that the coprocessor operation is complete
- ARMu1\_CP\_BUSY, to indicate that the coprocessor is busy
- ARMul\_CP\_CANT, to indicate that the instruction is not supported, or the specified register cannot be accessed.

#### 4.8.7 MRRC

This function is called when an MRRC instruction is recognized for a coprocessor.

The function must return ARMul\_CP\_CANT if:

- the requested coprocessor register does not exist
- the requested coprocessor register cannot be read from
- the coprocessor is ARMv4T or earlier.

### **Syntax**

unsigned MRRC(void \*handle, int type, ARMword instr, ARMword \*data)

where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

type is the type of the coprocessor access. This can be one of:

ARMul\_CP\_FIRST indicates that this is the first time the coprocessor

model has been called for this instruction.

ARMul\_CP\_BUSY indicates that this is a subsequent call, after the first

call was busy-waited.

ARMul\_CP\_INTERRUPT warns the coprocessor that the ARM processor is

about to service an interrupt, so the coprocessor must discard the current instruction. Usually, the instruction is retried later, in which case the *type* is

reset to ARMul\_CP\_FIRST.

ARMul\_CP\_DATA indicates valid data is included in data.

instr is the current opcode.

data is a pointer to the data being transferred from the coprocessor.

#### Return

- ARMul\_CP\_DONE, to indicate that the coprocessor operation is complete
- ARMu1\_CP\_BUSY, to indicate that the coprocessor is busy
- ARMul\_CP\_CANT, to indicate that the instruction is not supported, or the specified register cannot be accessed.

#### 4.8.8 CDP

This function is called when a CDP instruction is recognized for a coprocessor. If the requested coprocessor operation is not supported, the function must return ARMul\_CP\_CANT.

### **Syntax**

unsigned CDP(void \*handle, int type, ARMword instr, ARMword \*data)

where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

type is the type of the coprocessor access. This can be one of:

ARMul\_CP\_FIRST indicates that this is the first time the coprocessor

model has been called for this instruction.

ARMul\_CP\_BUSY indicates that this is a subsequent call, after the first

call was busy-waited.

ARMul\_CP\_INTERRUPT warns the coprocessor that the ARM processor is

about to service an interrupt, so the coprocessor must discard the current instruction. Usually, the instruction is retried later, in which case the *type* is

reset to ARMul\_CP\_FIRST.

instr is the current opcode.

data is not used.

### Return

- ARMu1\_CP\_DONE, to indicate that the coprocessor operation is complete
- ARMu1\_CP\_BUSY, to indicate that the coprocessor is busy
- ARMul\_CP\_CANT, to indicate that the instruction is not supported.

#### 4.8.9 read

This function enables an RDI 1.5.1 compatible debugger to read a coprocessor register through the RDI. The function reads the coprocessor register numbered *reg* and transfers its value to the location addressed by *value*.

If the requested coprocessor register does not exist, or the register cannot be read, the function must return ARMu1\_CP\_CANT.

### **Syntax**

unsigned read(void \*handle, int reg, ARMword instr, ARMword \*value)

where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

reg is the register number of the coprocessor register to be read.

instr is not used.

value is a pointer to the location of the data to be read from the coprocessor.

#### Return

The function must return one of:

- ARMul\_CP\_DONE, to indicate that the coprocessor operation is complete
- ARMul\_CP\_CANT, to indicate that the register is not supported.

#### Usage

This function is called by the debugger through the RDI.

#### 4.8.10 write

This function enables an RDI 1.5.1 compatible debugger to write to a coprocessor register through the RDI.

The function writes the value at the location addressed by *value* to the coprocessor register numbered *reg*.

If the requested coprocessor does not exist or the register cannot be written, the function must return ARMu1\_CP\_CANT.

### **Syntax**

unsigned write(void \*handle, int reg, ARMword instr, ARMword \*value)

#### where:

handle is the handle from ARMulif\_InstallCoprocessorV5.

reg is the register number of the coprocessor register that is to be written.

instr is not used.

value is a pointer to the location of the data that is to be written to the

coprocessor.

#### Return

The function must return one of:

- ARMu1\_CP\_DONE, to indicate that the coprocessor operation is complete
- ARMul\_CP\_CANT, to indicate that the register is not supported.

### Usage

This function is called by the debugger through the RDI.

# 4.9 Exceptions

The following functions enable a model to set or clear signals:

- ARMulif\_SetSignal
- *ARMulif\_GetProperty* on page 4-64.

## 4.9.1 ARMulif\_SetSignal

The ARMulif\_SetSignal function is used to set the state of signals or properties.

## **Syntax**

where:

*mdesc* is the handle for the core.

sigtype is the signal to be set. sigtype can be any one of:

RDIPropID\_ARMSignal\_IRQ

Assert an interrupt.

RDIPropID\_ARMSignal\_FIQ

Assert a fast interrupt.

RDIPropID\_ARMSignal\_RESET

RDIPropID\_ARMSignal\_BigEnd

Assert the reset signal. The core resets, and does not restart until the reset signal is de-asserted.

8 . . .

Set this signal for big-endian operation, or clear it for little-endian operation.

RDIPropID\_ARMSignal\_HighException

Set the base location of exception vectors.

RDIPropID\_ARMSignal\_BranchPredictEnable

(ARM10 only)

RDIPropID\_ARMSignal\_LDRSetTBITDisable

(ARM10 only)

RDIPropID\_ARMSignal\_WaitForInterrupt

(ARM10 and XScale only)

RDIPropID\_ARMSignal\_DebugState

Enter or exit debug state.

RDIPropID\_ARMulProp\_CycleDelta

Wait the core for a specified number of cycles.

RDIPropID\_ARMulProp\_Accuracy

Select the modeling accuracy, as a percentage in the range 0% to 100%. Currently this only affects ARM10 models. A setting less than 50% turns of interlock modeling. RVISS runs faster with interlock modeling turned off, but cycling count accuracy is reduced.

sigstate

For signals, you must give sigstate one of the following values:

FALSE Signal off
TRUE Signal on.

For properties, you must give sigstate an integer value.

-----Note

For information about signalling interrupts when using an interrupt controller see *Interrupt controller* on page 4-114.

# 4.9.2 ARMulif\_GetProperty

The ARMulif\_GetProperty function is used to read the values of properties and signals.

# **Syntax**

where:

*mdesc* is the handle for the core.

is the signal or property to read. id can be any one of:

RDIPropID\_ARMSignal\_IRQ

TRUE if the interrupt signal is asserted.

RDIPropID\_ARMSignal\_FIQ

TRUE if the fast interrupt signal is asserted.

RDIPropID\_ARMSignal\_RESET

TRUE if the reset signal is asserted.

RDIPropID\_ARMSignal\_BigEnd

TRUE if the bigend signal is asserted.

RDIPropID\_ARMSignal\_HighException

TRUE if the vector table is at 0xFFFF0000.

RDIPropID\_ARMSignal\_BranchPredictEnable

(ARM10 only)

RDIPropID\_ARMSignal\_LDRSetTBITDisable

(ARM10 only)

RDIPropID\_ARMSignal\_WaitForInterrupt

(ARM10 and XScale only)

RDIPropID\_ARMulProp\_CycleCount

Count of the number of cycles executed since initialization.

RDIPropID\_ARMulProp\_RDILog

Current setting of the RDI log level. Generally, this is zero if logging is disabled, and nonzero if it is enabled.

RDIPropID\_ARMSignal\_ProcessorProperties

The properties word associated with the processor being simulated. This is a bitfield of properties, defined in armdefs.h.

value

is a pointer to a block to write the property to. This allows for properties with more than 32 bits. However, all the properties listed are actually 32 bits wide at most.

### 4.10 Events

RVISS has a mechanism for broadcasting and handling events. These events consist of an event number and a pair of words. The number identifies the event. The details depends on the event.

The core RVISS generates some example events, defined in armdefs.h. They are divided into the following groups:

- events from the ARM processor core, listed in Table 4-3 on page 4-67
- events from the MMU and cache (not on StrongARM-110), listed in Table 4-2
- events from the prefetch unit (ARM8-based processors only), listed in Table 4-4 on page 4-67
- configuration change events, listed in Table 4-6 on page 4-68.

These events can be logged in the trace file if tracing is enabled, and trace events is turned on. Additional modules can provide new event types that are handled in the same way. User defined events must have values between UserEvent\_Base (0x100000) and UserEvent\_Top (0x1FFFFF).

You can catch events by installing an event handler (see *Event handler* on page 4-74). You can raise an event by calling ARMulif\_RaiseEvent() (see *ARMulif\_RaiseEvent* on page 4-69).

Table 4-2 Events from the MMU and cache (not on StrongARM-110)

Event name	Word 1	Word 2	Event number
MMUEvent_DLineFetch	Miss address	Victim address	0x10001
MMUEvent_ILineFetch	Miss address	Victim address	0x10002
MMUEvent_WBStall	Physical address of write	Number of words in write buffer	0x10003
MMUEvent_DTLBWalk	Miss address	Victim address	0x10004
MMUEvent_ITLBWalk	Miss address	Victim address	0×10005
MMUEvent_LineWB	Miss address	Victim address	0x10006
MMUEvent_DCacheStall	Address causing stall	Address fetching	0x10007
MMUEvent_ICacheStall	Address causing stall	Address fetching	0x10008

Table 4-3 Events from the ARM processor core

Event name	Word 1	Word 2	Event number
CoreEvent_Reset	-	-	0x1
CoreEvent_UndefinedInstr	pc value	Instruction	0x2
CoreEvent_SWI	pc value	SWI number	0x3
CoreEvent_PrefetchAbort	pc value	-	0x4
CoreEvent_DataAbort	pc value	Aborting address	0x5
CoreEvent_AddrExceptn	pc value	Aborting address	0x6
CoreEvent_IRQ	pc value	-	0x7
CoreEvent_FIQ	pc value	-	0×8
CoreEvent_Breakpoint	pc value	RDI_PointHandle	0x9
CoreEvent_Watchpoint	pc value	Watch address	0xA
CoreEvent_IRQSpotted	pc value	-	0x17
CoreEvent_FIQSpotted	pc value	-	0x18
CoreEvent_ModeChange	pc value	New mode	0x19
CoreEvent_Dependency	pc value	Interlock register bitmask	0x20

Table 4-4 Events from the prefetch unit (ARM810 only)

Event name	Word 1	Word 2	Event number
PUEvent_Full	Next pc value	-	0x20001
PUEvent_Mispredict	Address of branch	-	0x20002
PUEvent_Empty	Next pc value	-	0x20003

**Table 4-5 Debug events** 

Event name	Word 1	Word 2	Event number
DebugEvent_InToDebug	-	-	0x40001
DebugEvent_OutOfDebug	-	-	0x40002
DebugEvent_DebuggerChangedPC	pc	-	0x40003

# **Table 4-6 Config events**

Event name	Word 1	Word 2	Event number
ConfigEvent_AllLoaded	-	-	0x50001
ConfigEvent_Reset	-	-	0x50002
ConfigEvent_VectorsLoaded	-	-	0x50003
ConfigEvent_EndiannessChanged	1 (big end) or 2 (little end)	-	0×50005

# 4.10.1 ARMulif\_RaiseEvent

This function invokes events. The events are passed to the user-supplied event handlers.

# **Syntax**

where:

*mdesc* is the handle for the core.

event is one of the event numbers defined in Table 4-2 on page 4-66, Table 4-3

on page 4-67, Table 4-4 on page 4-67, or Table 4-5 on page 4-68.

data1 is the first word of the event.

data2 is the second word of the event.

### 4.11 Handlers

RVISS can be made to call back your model when some state values change. You do this by installing the relevant *event handler*.

You must provide implementations of the event handlers if you want to use them in your own models. For examples, see the implementations in the models supplied by ARM Limited.

You can use event handlers to avoid having to check state values on every access. For example, a peripheral model is expected to present the ARM core with data in the correct byte order for the value of the ARM processor **bigend** signal. A peripheral model can attach to the EventHandler() (see *Event handler* on page 4-74) to be informed when this signal changes.


### 4.11.1 Exception handler

This event handler is called whenever the ARM processor takes an exception.

### **Syntax**

## Usage

As an example, this can be used by an operating system model to intercept and simulate SWIs. If an installed handler returns nonzero, the ARM processor does not take the exception (the exception is ignored).



GenericCallbackFunc \*func, void \*handle)

#### 4.11.2 Unknown RDI information handler

The unknown RDI information function is called if RVISS cannot handle an RDI\_InfoProc request itself. It returns an RDIError value. This function can be used by a model extending the RDI interface between RVISS and the debugger. For example, the profiler module (in profiler.c) provides the RDIProfile info calls.

### **Syntax**

where:

handle is the handle passed to ARMulif\_InstallUnkRDIInfoHandler.

type is the RDI\_InfoProc subcode. These are defined in rdi\_info.h. See below

for some examples.

arg1/arg2 are arguments passed to the handler from RVISS.

### Usage

RVISS stops calling RDI\_InfoProc() functions when one returns a value other than RDIError\_UnimplementedMessage.

The following codes are examples of the RDI\_InfoProc subcodes that can be specified as *type*:

RDIInfo\_Target

This enables models to declare how to extend the functionality of the target. For example, profiler.c intercepts this call to set the RDITarget\_CanProfile flag.

RDIInfo\_SetLog

This is passed around so that models can switch logging information on and off. For example, tracer.c uses this call to switch tracing on and off from bit 4 of the RDI logging level value (\$rdi\_log, or @rviss\_log in RealView Debugger, or the equivalent for your debugger).

RDIRequestCyclesDesc

This enables models to extend the list of counters provided by the debugger in \$statistics (or the equivalent in your debugger). Models call ARMu1\_AddCounterDesc() (see *General purpose functions* on page 4-78) to declare each counter in turn. It is essential that the model also trap the RDICycles RDI info call.

RDICycles Models that have declared a statistics counter by trapping

RDIRequestCyclesDesc must also respond to RDICycles by calling ARMul\_AddCounterValue() (see *General purpose functions* on page 4-78) for each counter in turn, in the same order as they were declared.

The above RDI info calls have already been dealt with by RVISS, and are passed for information only, or so that models can add information to the reply. Models must always respond to these messages with RDIError\_UnimplementedMessage, so that the message is passed on even if the model has responded.

Install the handler using:

Remove the handler using:

### **Example**

The semihost.c model supplied with RVISS uses the UnkRDIInfoUpcall() to interact with the debugger:

RDIErrorP returns errors raised by the program running under RVISS to the

debugger.

RDISet\_Cmdline finds the command line set for the program by the debugger.

RDIVector\_Catch intercepts the hardware vectors.

#### 4.11.3 Event handler

This handler catches RVISS events (see *Events* on page 4-66).

### **Syntax**

## Usage

Install the handler using:

Specify one or more of the following for events:

- CoreEventSel
- MMUEventSel
- PUEventSel
- DebugEventSel
- TraceEventSel
- ConfigEventSel.

Remove the handler using:

int ARMulif\_RemoveEventHandler(RDI\_ModuleDesc \*mdesc, void \*node)

### **Example handler installation**

ARMulif\_InstallEventHandler(mdesc, CoreEventSel | ConfigEventSel, func, handle)

# 4.12 Memory access functions

The memory system can be probed by a peripheral model using a set of functions for reading and writing memory. These functions access memory without inserting cycles on the bus. If your model inserts cycles on the bus, it must install itself as a memory model, possibly between the core and the real memory model.

Note		
It is not possible to tell if these calls result in a c	data	abort.

# 4.12.1 Reading from a given address

The following functions return the word, halfword, or byte at the specified address. Each function accesses the memory without inserting cycles on the bus.

### **Syntax**

ARMword ARMulif\_ReadWord(RDIModuleDesc \*mdesc, ARMword address)

ARMword ARMulif\_ReadHalfword(RDIModuleDesc \*mdesc, ARMword address)

ARMword ARMulif\_ReadByte(RDIModuleDesc \*mdesc, ARMword address)

where:

mdesc is the handle for the core.

is the address in simulated memory from which the word, halfword, or

byte is to be read.

#### Return

address

The functions return the word, halfword, or byte, as appropriate.

# 4.12.2 Writing to a specified address

The following functions write the specified word, halfword, or byte at the specified address. Each function accesses memory without inserting cycles on the bus.

### **Syntax**

where:

void ARMulif\_WriteWord(RDIModuleDesc \*mdesc, ARMword address, ARMword data)
void ARMulif\_WriteHalfword(RDIModuleDesc \*mdesc, ARMword address, ARMword data)
void ARMulif\_WriteByte(RDIModuleDesc \*mdesc, ARMword address, ARMword data)

*mdesc* is the handle for the core.

address is the address in simulated memory to write to.

data is the word or byte to write.

# 4.13 Event scheduling functions

The following functions enable you to schedule or remove events:

- ARMulif\_ScheduleTimedFunction
- ARMulif\_DescheduleTimedFunction.

# 4.13.1 ARMulif\_ScheduleTimedFunction

This function schedules events using memory system cycles. It enables a function to be called at a specified number of cycles in the future.

### **Syntax**

where:

is the handle for the core.

is a handle for you to use if you want to remove the function from the

scheduled memory cycle based event.

\_\_\_\_\_ Note \_\_\_\_\_

The function can be called only on the first instruction boundary following the specified cycle.

# 4.13.2 ARMulif\_DescheduleTimedFunction

 $\label{lem:lemonts} \mbox{ARMul\_DescheduleTimedFunction() removes a previously-scheduled memory cycle based event.}$ 

# **Syntax**

unsigned ARMulif\_DescheduleTimedFunction(RDI\_ModuleDesc \*mdesc, void \*tcb);

where:

is the handle for the core.

tcb is the handle supplied by ARMulif\_ScheduleTimedFunction when the event

was first set up.

# 4.14 General purpose functions

The following are general purpose RVISS functions. They include functions to access processor properties, add counter descriptions and values, stop RVISS and execute code:

- *ARMul\_AddCounterDesc* on page 4-79
- ARMul\_AddCounterValue on page 4-80
- ARMul\_AddCounterValue64 on page 4-81
- ARMul BusRegisterPeripFunc on page 4-82
- ARMulif\_CoreCycles on page 4-84
- ARMulif\_CPUCycles on page 4-85
- *ARMulif\_EndCondition* on page 4-85
- ARMulif\_GetCoreClockFreq on page 4-85
- ARMulif\_InstallHourglass on page 4-86
- *ARMulif\_ReadBusRange* on page 4-88
- ARMulif\_RemoveHourglass on page 4-89
- ARMulif\_StopExecution on page 4-89
- *ARMulif\_Time* on page 4-90
- *Hostif\_RaiseError* on page 4-90.

#### 4.14.1 ARMul AddCounterDesc

The ARMul\_AddCounterDesc() function adds new counters to \$statistics (or the equivalent in your debugger).

### **Syntax**

where:

handle is no longer used.

arg1/arg2 are the arguments passed to the UnkRDIInfoUpcall().

name is a string that names the statistic counter. The string must be less than 32

characters long.

#### Return

The function returns one of:

- RDIError\_BufferFull
- RDIError\_UnimplementedMessage.

## Usage

When RVISS receives an RDIRequestCycleDesc() call from the debugger, it uses the UnkRDIInfoUpcall() (see *Unknown RDI information handler* on page 4-72) to ask each module in turn if it wishes to provide any statistics counters. Each module responds by calling ARMul\_AddCounterDesc() with the arguments passed to the UnkRDIInfoUpcall().

All statistics counters must be either a 32-bit or 64-bit word, and be monotonically increasing. That is, the statistic value must go up over time. This is a requirement because of the way the debugger calculates \$statistics\_inc.

#### 4.14.2 ARMul AddCounterValue

This function provides the facility for your model to supply statistics for the debugger to display.

### **Syntax**

where:

handle is no longer used.

arg1/arg2 are the arguments passed to the UnkRDIInfoUpcall().

denotes whether the counter is a pair of 32-bit words making a 64-bit

counter (least significant word first), or a single 32-bit value. This enables

modules to provide a full 64-bit counter.

is a pointer to the current value of the counter.

#### Return

The function always returns RDIError\_UnimplementedMessage.

#### Usage

Your model must call this function, or ARMul\_AddCounterValue64, from its UnkRDIInfoUpcall() handler. ARMul\_AddCounterValue64 is identical to ARMul\_AddCounterValue except for the word order of the counter.

#### 4.14.3 ARMul AddCounterValue64

This function provides the facility for your model to supply statistics for the debugger to display.

### **Syntax**

where:

handle is no longer used.

arg1/arg2 are the arguments passed to the UnkRDIInfoUpcall().

counterval is the current value of the counter.

#### Return

The function always returns RDIError\_UnimplementedMessage.

#### Usage

Your model must call this function, or ARMul\_AddCounterValue, from its UnkRDIInfoUpcall() handler. This function is identical to ARMul\_AddCounterValue except that the word order is big-endian or little-endian according to the word order of the host system.

### 4.14.4 ARMul\_BusRegisterPeripFunc

A peripheral model must call this function to register the peripheral with RVISS. This enables RVISS to call the model whenever it makes accesses to memory locations belonging to the peripheral.

### **Syntax**

where:

act is the action you want. act must have one of the following values: insert

or remove.

breg is a structure containing information for RVISS. You can obtain this

 $structure\ by\ calling\ ARMulif\_ReadBusRange\ (see\ \textit{ARMulif\_ReadBusRange}$ 

on page 4-88).

breg is a structure of type ARMul\_BusPeripAccessRegistration (see

*ARMul\_BusPeripAccessRegistration* for details).

## ARMul\_BusPeripAccessRegistration

This structure and type are declared in the file armul\_bus.h, in:

install\_directory/RVARMulator/ExtensionKit/1.4/build/platform/armulif

#### In this path:

- platform is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- For Windows, replace / with \.

The declaration is as follows:

```
typedef struct ARMul_BusPeripAccessRegistration {
   ARMul_BusPeripAccessFunc *access_func;
   void *access_handle;
   uint32 capabilities; /* See PeripAccessCapability_* below */
   struct ARMul_Bus *bus;
   /* 0=> normal peripheral, earlier in list than anything it
    * overlaps with. */
   unsigned priority;
   /* 0..100%
```

```
* A higher number will be placed earlier in the list than
    * anything that it doesn't overlap with and has a lower access_frequency.
    */
    unsigned access_frequency;
    unsigned addr_size; /* Number of elements in range[] */
    AddressRange range[1];
} ARMul_BusPeripAccessRegistration;
```

where:

access\_func Pointer to the function to call for a memory access in the given

address range.

access\_handle Pointer to object data for access\_func.

capabilities See PeripAccessCapability.

bus This is returned by ARMulif\_QueryBus. Do not alter it.

priority Use this field to assign a priority to peripherals. Zero is the highest

priority. If peripherals have overlapping address ranges, the highest priority peripheral is accessed first. Lower priority peripherals are only accessed if higher priority peripherals return

without processing the call.

access\_frequency Use this field to inform RVISS which peripheral you expect to be

accessed more frequently. This enables RVISS to access

peripherals more efficiently. Assign the frequency as a percentage

in the range 0% to 100%.

addr\_size This is for future expansion. 1 is for 32-bit addresses. This is the

only address size currently supported.

range The address range occupied by this peripheral.

#### **PeripAccessCapability**

This parameter defines the capabilities of the peripheral. It is the sum of the values of the individual capabilities (see Table 4-7 on page 4-84).

#### For example:

 A value of 0x20020 means that the peripheral can handle word data accesses, but not bytes, halfwords, or doublewords, and understands the **Endian** signal. This value is predefined as PeripAccessCapability\_Minimum. A value of 0x20038 means that the peripheral can handle byte, halfword, and word
data accesses, but not doubleword, and understands the Endian signal. This value
is predefined as PeripAccessCapability\_Typical.

Table 4-7 Peripheral access capabilities

Capability	Predefined name	Value
Byte	PeripAccessCapability_Byte	0x8
Half word	PeripAccessCapability_HWord	0x10
Word	PeripAccessCapability_Word	0x20
Doubleword	PeripAccessCapability_DWord	0x40
Peripheral accepts idle cycles	PeripAccessCapability_Idles	0x10000 (unsigned long)
Peripheral understands <b>Endian</b> signal	PeripAccessCapability_Endian	0x20000 (unsigned long)
Peripheral understands bytelanes	PeripAccessCapability_Bytelane	0x40000 (unsigned long)

## 4.14.5 ARMulif\_CoreCycles

This function returns, on core models that support it, the number of times the main pipeline has advanced.

—— **Note** ———— For ARM9 models this is a gated clock. The clock can be installed by the memory or interlocks.

# **Syntax**

ARMTime ARMulif\_CoreCycles(RDI\_ModuleDesc \*mdesc)

where:

*mdesc* is the handle for the core.

#### Return

Returns, on the core models that support it, the number of times the main pipeline has advanced.

### 4.14.6 ARMulif\_CPUCycles

This function returns the time in units of CPU speed.

\_\_\_\_\_Note \_\_\_\_\_

Only supported on ARM10-based and XScale models.

### **Syntax**

ARMTime ARMulif\_CpuCycles(RDI\_ModuleDesc \*mdesc)

where:

*mdesc* is the handle for the core.

#### Return

Returns, on core models that support it, the time in units of CPUSPEED.

## 4.14.7 ARMulif\_EndCondition

This function returns the reason passed to ARMulif\_StopExecution.

# **Syntax**

unsigned ARMulif\_EndCondition(RDI\_ModuleDesc \*mdesc)

where:

*mdesc* is the handle for the core.

## 4.14.8 ARMulif\_GetCoreClockFreq

This function returns the CPUSPEED in Hertz.

# **Syntax**

ARMTime ARMulif\_GetCoreClockFreq(RDI\_ModuleDesc \*mdesc)

where:

*mdesc* is the handle for the core.

### 4.14.9 ARMulif\_InstallHourglass

Use this function to install an hourglass callback from RVISS to your model.

### **Syntax**

where:

*mdesc* is the handle for the core.

newHourglass is a function of type armul\_Hourglass. See ARMul\_Hourglass for more

information.

handle is a pointer to the data required by your function, newHourglass.

# **Usage**

When you install an hourglass, RVISS gives your model a callback each time an instruction is executed.

#### Return

This function returns a handle for your model to use to remove the hourglass callback.

## ARMul\_Hourglass

The prototype for armul\_Hourglass is:

where:

handle is the handle for the core.

pc is the address of the current instruction.

instr is the current instruction. For example, this is a 32-bit word for ARM

instructions, or a 16-bit halfword for Thumb instructions.

*cpsr* is the current contents of the CPSR.

——Note ———
This contains the mode bits, but does <i>not</i> reflect the correct contents of the flag bits.
is 0 if the condition of current instruction fails and the instruction is therefore not executed, or 1 otherwise.
Note
If your model uses this, it must test the bottom bit of <i>condpassed</i> . The use of the other bits is reserved.

### 4.14.10 ARMulif\_ReadBusRange

You must supply a *breg* structure to register a peripheral. Call this function to initialize the fields in this structure.

### **Syntax**

where:

*mdesc* is the handle for the core.

hostif is the handle for the host interface.

config is the configuration passed in to your model in BEGIN\_INIT.

breg is a structure containing information for RVISS. You require this for registerPeripFunc() (see ARMul BusRegisterPeripFunc on page 4-82).

For details of the structure, see armulbus.h in:

 $install\_directory/\text{RVARMulator/ExtensionKit/1.4/} build/platform/armulif$ 

In this path:

- platform is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- For Windows, replace / with \.

default\_base is the default base address to use for your peripheral. This address is used if *config* does not contain a base address for your peripheral.

default\_size is the default size of the area in memory to use for your peripheral. This is used if *config* does not contain a size for your peripheral.

default\_bus\_name

is a pointer to a string. This string is used if no bus name is found in the config parameter for this peripheral, for example in a .dsc or .ami file.

### 4.14.11 ARMulif\_RemoveHourglass

Use this function to remove an hourglass callback.

### **Syntax**

int ARMulif\_RemoveHourglass(RDI\_ModuleDesc \*mdesc, void \*node);

where:

*mdesc* is the handle for the core.

node is the handle returned by ARMulif\_InstallHourglass.

# 4.14.12 ARMulif\_StopExecution

This function stops simulator execution at the end of the current instruction, giving a reason code.

## **Syntax**

void ARMulif\_StopExecution(RDI\_ModuleDesc \*mdesc, unsigned reason)

where:

*mdesc* is the handle for the core.

reason is an RDIError error value. The debugger interprets reason and issues a

suitable message. Expected errors are:

RDIError\_NoError

Program ran to a natural termination.

RDIError\_BreakpointReached

Stop condition was a breakpoint.

RDIError\_WatchPointReached

Stop condition was a watchpoint.

RDIError\_UserInterrupt

Execution interrupted by the user.

### 4.14.13 ARMulif\_Time

This function returns the number of memory cycles executed since system reset.

#### **Syntax**

```
ARMTime ARMulif_Time(RDI_ModuleDesc *mdesc)
where:

mdesc is the handle for the core.
```

#### Return

The function returns the total number of cycles executed since system reset.

#### 4.14.14 Hostif\_RaiseError

Several initialization and installation functions can return errors of type ARMul\_Error. These errors must be passed through Hostif\_RaiseError(). This is a printf-like function that formats the error message associated with an ARMul\_Error error code.

Hostif\_RaiseError only prints the error message. After calling this function, the model must return with an appropriate error, such as RDIError\_UnableToInitialise.

Hostif\_RaiseError must only be used during initialization.

# **Syntax**

# 4.15 Accessing the debugger

This section describes the input, output, and RDI functions that you can use to access the debugger.

Several functions are provided to display messages in the host debugger. Under a debugger, they display messages to the relevant window:

- *Hostif\_ConsolePrint* on page 4-92
- *Hostif\_ConsoleRead* on page 4-92
- Hostif\_ConsoleReadC on page 4-93
- *Hostif\_ConsoleWrite* on page 4-93
- Hostif\_DebugPause on page 4-94
- Hostif\_DebugPrint on page 4-94
- Hostif\_PrettyPrint on page 4-95
- *Hostif\_WriteC* on page 4-95.

All of these functions take the following as the first parameter:

const struct RDI\_HostosInterface \*hostif

This value is available in the state data structure of the model, as defined between the BEGIN\_STATE\_DECL() and END\_STATE\_DECL() macros (see *Basic model interface* on page 4-36).

#### 4.15.1 Hostif ConsolePrint

This function prints the text specified in the format string to the RVISS console. Under a GUI debugger, the text appears in the corresponding I/O window.

### **Syntax**

## 4.15.2 Hostif\_ConsoleRead

This function reads a string from the RVISS console. Reading terminates at a newline or if the end of the buffer is reached.

## **Syntax**

#### Return

This function returns a pointer to a buffer, or NULL on error or end of file.

The buffer contains at most *len-1* characters, terminated by a zero. If a newline is read, it is included in the string before the zero.

#### 4.15.3 Hostif ConsoleReadC

This function reads a character from the RVISS console.

#### **Syntax**

where:

hostif is the handle for the host interface.

#### Return

This function returns the ASCII value of the character read, or EOF.

#### 4.15.4 Hostif\_ConsoleWrite

This function writes a string to the RVISS console.

### **Syntax**

where:

hostif is the handle for the host interface.

buffer is a pointer to a buffer holding a zero-terminated string.

*len* is the length of the buffer.

#### Return

This function returns the number of characters actually written. This is *len* unless an error occurs.

# 4.15.5 Hostif\_DebugPause

This function waits for the user to press any key.

# **Syntax**

```
void Hostif_DebugPause(const struct RDI_HostosInterface *hostif)
```

where:

hostif is the handle for the host interface.

# 4.15.6 Hostif\_DebugPrint

This function displays a message in the logging window under a GUI debugger or to the console under a command-line debugger.

### **Syntax**

where:

hostif is the handle for the host interface.

format is a pointer to a printf-style formatted output string.

... are a variable number of parameters associated with format.

# 4.15.7 Hostif\_PrettyPrint

This function prints a string in the same way as Hostif\_ConsolePrint(), but in addition performs line-break checks so that wordwrap is avoided. Use it to display startup messages.

### **Syntax**

where:

hostif is the handle for the host interface.

config is a pointer to the toolconf configuration database of the model. This

value is available in the state data structure of the model, as defined between the BEGIN\_STATE\_DECL() and END\_STATE\_DECL() macros (see *Basic* 

model interface on page 4-36).

format is a pointer to a printf-style formatted output string.

... are a variable number of parameters associated with format.

#### 4.15.8 Hostif\_WriteC

This function writes a character to the RVISS console.

#### **Syntax**

where:

hostif is the handle for the host interface.

is the character to write. c is converted to an unsigned char.

#### 4.16 Tracer

This section describes the functions provided by the tracer module, tracer.c.

\_\_\_\_\_ Note \_\_\_\_\_

These functions are not exported. If you want to use any of these functions in your model, you must build your model together with tracer.c.

The default implementations of these functions can be changed by compiling tracer.c with EXTERNAL\_DISPATCH defined.

The formats of Trace\_State and Trace\_Packet are documented in tracer.h.

### 4.16.1 Tracer\_Open

This function is called when the tracer is initialized.

#### **Syntax**

unsigned Tracer\_Open(Trace\_State \*ts)

## Usage

The implementation in tracer.c opens the output file from this function, and writes a header.

### 4.16.2 Tracer\_Dispatch

This function is called on each traced event for every instruction, event, or memory access.

### **Syntax**

void Tracer\_Dispatch(Trace\_State \*ts, Trace\_Packet \*packet)

## **Usage**

In tracer.c, this function writes the packet to the trace file.

# 4.16.3 Tracer\_Close

This function is called at the end of tracing.

# **Syntax**

void Tracer\_Close(Trace\_State \*ts)

# Usage

The file tracer.c uses this to close the trace file.

# 4.16.4 Tracer\_Flush

This function is called when tracing is disabled.

# **Syntax**

extern void Tracer\_Flush(Trace\_State \*ts)

# Usage

The file tracer.c uses this to flush output to the trace file.

# 4.17 Map files

The type and speed of memory in a simulated system can be detailed in a map file. A map file defines the number of regions of attached memory, and for each region:

- the address range to which that region is mapped
- the data bus width in bytes
- the access time for the memory region.


See your debugger documentation for details of how to use a map file in a debugging session.



RVISS map files are not currently supported in RealView Debugger. You must configure the defined RVISS memory map in RealView Debugger. See the chapter on memory mapping in the *RealView Debugger User Guide* for more details.

To calculate the number of wait states for each possible type of memory access, RVISS uses the access times supplied in the map file, and the clock frequency from the debugger (see your debugger documentation).

See also *Memory modeling with mapfiles* on page 2-32.



A memory map file defines the characteristics of the memory areas defined in peripherals.ami (see *RVISS configuration files* on page 4-102). A .map file must define rw areas that are at least as large as those specified for the heap and stack in peripherals.ami, and at the same locations. If this is not the case, Data Aborts are likely to occur during execution.

# 4.17.1 Format of a map file

The format of each line is:

start size name width access{\*} read-times write-times

where:

start is the start address of the memory region in hexadecimal, for example

80000.

size is the size of the memory region in hexadecimal, for example, 4000.

name

is a single word that you can use to identify the memory region when memory access statistics are displayed. You can use any name. To ease readability of the memory access statistics, give a descriptive name such as SRAM, DRAM, or EPROM.

width

is the width of the data bus in bytes (that is, 1 for an 8-bit bus, 2 for a 16-bit bus, or 4 for a 32-bit bus).

access

describes the type of accesses that can be performed on this region of memory:

r for read-only.
w for write-only.
rw for read-write.

- for no access. Any access causes a Data or Prefetch Abort.

An asterisk (\*) can be appended to *access* to describe a Thumb-based system that uses a 32-bit data bus to memory, but which has a 16-bit latch to latch the upper 16 bits of data, so that a subsequent 16-bit sequential access can be fetched directly out of the latch.

#### read-times

describes the nonsequential and sequential read times in nanoseconds. These must be entered as the nonsequential read access time followed by a slash (/), followed by the sequential read access time. Omitting the slash and using only one figure indicates that the nonsequential and sequential access times are the same.

Note
------

For accurate modeling of real devices, you might have to add a signal propagation delay (20 to 30ns) to the read and write times quoted for a memory chip.

#### write-times

describes the nonsequential and sequential write times. The format is the same as that given for read times.

The following examples assume a clock speed of 20MHz, the default.

#### Example 1

```
0 80000000 RAM 4 rw 135/85 135/85
```

This describes a system with a single continuous section of RAM from 0 to 0x7FFFFFFF with a 32-bit data bus, read-write access, nonsequential access time of 135ns, and sequential access time of 85ns.

### Example 2

This example describes a typical embedded system with 32KB of on-chip memory, 16-bit ROM and 32KB of external DRAM:

```
00000000 8000 SRAM 4 rw 1/1 1/1
00008000 8000 ROM 2 r 100/100 100/100
00010000 8000 DRAM 2 rw 150/100 150/100
7FFF8000 8000 Stack 2 rw 150/100 150/100
```

The regions of memory are:

- A fast region from 0 to 0x7FFF with a 32-bit data bus. This is labeled SRAM.
- A slower region from 0x8000 to 0xFFFF with a 16-bit data bus. This is labelled ROM and contains the image code. It is marked as read-only.
- A region of RAM from 0x10000 to 0x17FFF that is used for image data.
- A region of RAM from 0x7FFF8000 to 0x7FFFFFFF that is used for stack data. The stack pointer is initialized to 0x80000000.

In the final hardware, the two distinct regions of the external DRAM are combined. This does not make any difference to the accuracy of the simulation.

To represent fast (no wait state) memory, the SRAM region is given access times of 1ns. In effect, this means that each access takes 1 clock cycle, because RVISS rounds this up to the nearest clock cycle. However, specifying it as 1ns enables the same map file to be used for a number of simulations with differing clock speeds.



To ensure accurate simulations, make sure that all areas of memory likely to be accessed by the image you are simulating are described in the memory map.

To ensure that you have described all areas of memory that you think the image accesses, you can define a single memory region that covers the entire address range as the last line of the map file. For example, you could add the following line to the above description:

00000000 80000000 Dummy 4 - 1/1 1/1

You can then detect if any reads or writes are occurring outside the regions of memory you expect using the print \$memory\_statistics command (or the equivalent of \$memory\_statistics for your debugger).



A dummy memory region must be the *last* entry in a map file.

### Reading the memory statistics

To read the memory statistics use the print command, for example:

print \$memory\_statistics

print \$memstats is a short version of print \$memory\_statistics.

Use the equivalent of \$memstats or \$memory\_statistics for your debugger.

----- Note ------

\$memstats is not supported in RealView Debugger.

Example 4-2 shows the form of reports given.

#### Example 4-2

address 00000000 7FFF8000 00010000	Dummy Stack	4 2	- rw	150/100	W(N/S) 1/1 150/100 150/100	reads(N/S) 0/0 9290/10590 18817/18	writes(N/S) 0/0 4542/11688 11031/140	0
00000000	ROM	2	r	•	100/100	48638/176292 0/0	0/0 0/0	44817000 0

The report in Example 4-2 shows that:

- ROM access is critical to this application. Consider using faster ROM, using burst-capable ROM, or making the ROM wider (32 bits).
- No use was made of SRAM at 0x0. Consider locating the stack or other data at 0x0.

# 4.18 RVISS configuration files

This section contains the following subsections:

- Predefined tags on page 4-103
- *Processors* on page 4-103
- Changing the cache or TCM size of a synthesizable processor on page 4-105.

RVISS configuration files (.ami files) are ToolConf files. See *ToolConf* on page 4-107.

Depending on your system, these are located in:

install\_directory/RVARMulator/ARMulator/1.4/build/platform

#### In this path:

- *platform* is:
  - win\_32-pentium for Windows
  - linux-pentium for Red Hat Linux
  - solaris-sparc for Sun Solaris.
- For Windows, replace / with \.

You can make copies of .ami files, and edit them. Make a suitable directory for your new .ami files, and add its path to the ARMCONF environment variable. In ARMCONF, ensure that your directory appears before the RVISS directory:

install\_directory/RVARMulator/ARMulator/1.4/build/platform

By default, the following .ami files, are in this directory:

- bustypes.ami
- default.ami
- example1.ami
- peripherals.ami
- processors.ami
- vfp.ami.

RVISS loads all .ami files it finds on any of the paths specified in the environment variable ARMCONF. This is initially set up to point to:

install\_directory/RVARMulator/ARMulator/1.4/build/platform

If a configuration is specified differently in two files, the *first* specification is used. If there are several directories in ARMCONF, RVISS loads .ami files from directories in the order that they appear in the list. RVISS loads .ami files from within each directory in an unpredictable order.

### 4.18.1 Predefined tags

Before reading .ami files, RVISS creates several tags itself, based on the settings you give to the debugger. These are given in Table 4-8. Preprocessing directives in .ami files use these tags to control the configuration.

Table 4-8 Tags predefined by RVISS

Tag	Description
CPUSpeed	Set to the speed set in the configuration window of your GUI debugger, or in the -clock command line option for your command line debugger. For example, CPUSpeed=30MHz.
FCLK	Set to the same value as CPUSpeed, if that value is not zero. Not set if CPUSpeed is zero.
MCLK	Set to the same value as FCLK for uncached cores. Set to FCLK/MCCFG for cached cores.
ByteSex	Set to L or B if a bytesex is specified from the debugger. Not set otherwise.
FPE	Set to True or False from the debugger.

#### 4.18.2 Processors

The processors region is a child ToolConf database (see *ToolConf* on page 4-107). It has a full list of processors supported by RVISS. This list is the basis of the list of processors in your debugger, and the list of accepted arguments for the -processor option of your command-line debugger.

You can add a variant processor to this list, for example to include a particular memory model in the definition. For examples, see the example1.ami file in:

install\_directory/RVARMulator/ARMulator/1.4/build/platform

Default specifies the processor to use if no other processor is specified. Each other entry in the Processors region is the name of a processor.

Example 4-3 on page 4-104 declares two processors, TRACED\_ARM10 and PROFILED\_ARM7. In this example, MCCFG is the ratio of the clock frequency on the processor to the clock frequency on the external bus.

#### **Example 4-3 Processors in a toolconf file**

```
{Processors
  {TRACED_ARM10=ARM10200E
    ;CPUSPEED=400MHz
    ;Memory clock divisor.
    ;(The AHB runs this many times slower than the core.)
    MCCFG=4
    {Flatmem
      {Peripherals
        {Tracer=Default_Tracer
          ;; Output options - can be plaintext to file, binary to file or to
          ;; RDI log window. (Checked in the order RDILog, File, BinFile.)
          RDILog=False
          File=armul.trc
          BinFile=armul.trc
          ;; Tracer options - what to trace
          TraceInstructions=True
          TraceRegisters=False
          TraceMemory=True
          TraceEvents=False
          ;; Flags - disassemble instructions; start up with tracing enabled.
          Disassemble=True
          StartOn=True
        }
      }
    }
  ; End TRACED_ARM10
  {PROFILED_ARM7=ARM720T
    {Flatmem
      {Peripherals
        {Profiler=Default_Profiler
        }
      }
   }
 }
;End Processors
```

### Finding the configuration for a selected processor

RVISS uses the following algorithm to find a configuration for a selected processor:

- 1. Set the current region to be Processors.
- 2. Find the selected processor in the current region.
- 3. If the tag has a child, that child is the required configuration.

### Adding a variant processor model

Suppose you have created a memory model called MyASIC, designed to be combined with an ARM7TDMI processor core to make a new microcontroller called ARM7TASIC. To enable this to be selected from your debugger, add a .ami file modeled on example1.ami.

## 4.18.3 Changing the cache or TCM size of a synthesizable processor

To change the cache or TCM size of a synthesizable processor, make a copy of the processors.ami file, place it in the appropriate directory (see *RVISS configuration files* on page 4-102), and edit it.

For example, to change both caches of the ARM946E-S<sup>™</sup> to 8KB:

1. Find the following lines in your copy of the processors.ami file:

```
{ARM946E-S=ARM946E-S-REV1}
```

2. Insert lines so that this section reads:

```
{ARM946E-S=ARM946E-S-REV1
ICache_Lines=256
DCache_Lines=256
}
```

This overrides the corresponding lines in armulate.dsc.



Any cores that inherit properties from ARM946E-S are also affected if you make this change.

Cores that do not inherit their properties from ARM946E-S, such as ARM946E-S-REV0 or ARM946E-S-REV1, are not affected.

If you want to change the cache or TCM size of a processor that does not already have a section in processors.ami, you can add a section. For example, to change the instruction RAM size of the ARM926EJ-S™ from 64KB to 32KB:

- 1. Open your copy of the processors.ami file.
- 2. Insert a new section:

```
{ARM926EJ-S=Processors_Common_ARMULATE IRamSize=0x8000 }
```

This overrides the corresponding line in armulate.dsc.

Any details that are not specified in your file remain unaltered from what is specified in armulate.dsc.

#### 4.19 ToolConf

This section contains the following subsections:

- Toolconf overview
- File format on page 4-108
- Boolean flags in a ToolConf database on page 4-110
- SI units in a ToolConf database on page 4-111
- *ToolConf\_Lookup* on page 4-112
- *ToolConf\_Cmp* on page 4-113.

#### 4.19.1 Toolconf overview

ToolConf is a module within RVISS. A ToolConf file is a tree-structured database consisting of tag and value pairs. Tags and values are strings, and are usually case-insensitive. ToolConf files are files of type .ami or .dsc.

You can find a value associated with a tag from a ToolConf database, or add or change a value.

If a tag is given a value more than once, the first value is used.

#### 4.19.2 File format

The following are typical ToolConf database lines:

```
TagA=ValueA
TagA=NewValue
Othertag
Othertag=Othervalue
;; Lines starting with ; (semicolon) are comments.
; Tag=Value
```

The first line creates a tag in the ToolConf called TagA, with value ValueA.

The second line has no effect, as TagA already has a value.

The third line creates a tag called 0thertag, with no value.

The fourth line gives the value Othervalue to Othertag.

There must be no whitespace at the beginning of database lines, in tags, in values, or between tags or values and the = symbol.

Conventionally, ordinary comments start with two semicolons. Lines starting with one semicolon are usually commented-out lines. You can comment out a line to disable it, or uncomment a commented-out line to enable it.

A comment must be on a line by itself.

#### File header

If you add any ToolConf files, the first line of the file must be:

```
;; ARMulator configuration file type 3
```

RVISS ignores any .ami or .dsc files that do not begin with this header.

#### Tree structure

Each tag can have another ToolConf database associated with it, called its child. When a tag lookup is performed on a child, if the tag is not found in the child, the search continues in the parent, and if necessary in the parent's parent and so on until the tag is found.

This means that the child only includes tags whose values are different from those of the same tag in the parent.

If child databases are specified more than once for the same parent, the child databases are merged.

### Specifying children

There are two ways of specifying children in a ToolConf database.

One is more suited to specifying large children:

```
{ TagP=ValueP
TagC1=ValueC1
TagC2=ValueC2
}
```

This creates a tag called TagP, with the value ValueP, and a child database. Two tags are given values in the child.

The other is more suited to specifying small children:

```
TagP:TagC=ValueC
```

This creates a tag called TagP, with no value. TagP has a child in which one tag is created, TagC, with value ValueC. It is equivalent to:

```
{ TagP
TagC=ValueC
}
```

## Conditional expressions

The full #if...#elif...#else...#endif syntax is supported. You can use this to skip regions of a ToolConf database. Expressions use tags from the file, for example, the C preprocessor sequence:

```
#define Control True
#if defined(Control) && Control==True
#define controlIsTrue Yes
#endif
maps to the ToolConf sequence:
Control=True
#if Control && Control=True
ControlIsTrue=Yes
#endif
```

A condition is evaluated from left to right, on the contents of the configuration at that point. Table 4-9 shows the operators that can be used in ToolConf conditional expressions.

**Table 4-9 Operators in ToolConf preprocessor expressions** 

Operator	Example	Description	
none	Tag	Test for existence of tag definition	
==	Tag==Value	Case-insensitive string equality test	
!=	Tag!=Value	Case-insensitive string inequality test	
()	(Tag==Value)	Grouping	
&&	TagA==ValueA && TagB==ValueB	Boolean AND	
11	TagA==ValueA    TagB==ValueB	Boolean OR	
!	!(Tag==Value)	Boolean NOT	

#### File inclusion

You can use the #include directive to include one ToolConf file in another. The directive is ignored if it is in a region which is being skipped under control of a conditional expression.

#### 4.19.3 Boolean flags in a ToolConf database

Table 4-10 shows the full set of permissible values for Boolean flags. The strings are case-insensitive.

Table 4-10 Boolean values

True	False
True	False
On	Off
High	Low
Hi	Lo
1	0
Т	F

#### 4.19.4 SI units in a ToolConf database

Some values can be specified using SI (Système Internationale) units, for example:

ClockSpeed=10MHz MemorySize=2Gb

The scaling factor is set by the prefix to the unit. RVISS only accepts k, M, or G prefixes for kilo, mega, and giga. These correspond to scalings of 10<sup>3</sup>, 10<sup>6</sup>, and 10<sup>9</sup>, or 2<sup>10</sup>, 2<sup>20</sup>, and 2<sup>30</sup>. RVISS decides which scaling to use according to context.

# 4.19.5 ToolConf\_Lookup

This function performs a lookup on a specified tag in an .ami or .dsc file. If the tag is found, its associated value is returned. Otherwise, NULL is returned.

# **Syntax**

```
const char *ToolConf_Lookup(toolconf hashv, tag_t tag)
```

where:

hashv is the database to perform the lookup on.

is the tag to search for in the database. The tag is case-dependent.

#### Return

The function returns:

- a const pointer to the tag value, if the search is successful
- NULL, if the search is not successful.

### Example

```
const char *option = ToolConf_Lookup(db, ARMulCnf_Size);
/* ARMulCnf_Size is defined in armcnf.h */
```

# 4.19.6 ToolConf\_Cmp

This function performs a case-insensitive comparison of two ToolConf database tag values.

# **Syntax**

```
int ToolConf_Cmp(const char *s1, const char *s2)
```

where:

is a pointer to the first string value to compare.

is a pointer to the second string value to compare.

#### Return

The function returns:

- 1, if the strings are identical
- 0, if the strings are different.

### Example

```
if (ToolConf_Cmp(option, "8192"))
```

# 4.20 Reference peripherals

Two reference peripherals are detailed here:

- Interrupt controller
- *Timer* on page 4-116.

# 4.20.1 Interrupt controller

The base address of the interrupt controller, IntBase, is configurable (see *Interrupt controller* on page 2-37).

Table 4-11 shows the location of individual registers.

Table 4-11 Interrupt controller memory map

Address	Read	Write
IntBase	IRQStatus	Reserved
IntBase + 004	IRQRawStatus	Reserved
IntBase + 008	IRQEnable	IRQEnableSet
IntBase + 00C	Reserved	IRQEnableClear
IntBase + 010	Reserved	IRQSoft
IntBase + 100	FIQStatus	Reserved
IntBase + 104	FIQRawStatus	Reserved
IntBase + 108	FIQEnable	FIQEnableSet
IntBase + 10C	Reserved	FIQEnableClear

## Interrupt controller defined bits

The FIQ interrupt controller is one bit wide. It is located on bit 0.

Table 4-12 gives details of the interrupt sources associated with bits 1 to 5 in the IRQ interrupt controller registers. You can use bit 0 for a duplicate FIQ input.

**Table 4-12 Interrupt sources** 

Bit	Interrupt source
0	FIQ source
1	Programmed interrupt
2	Communications channel Rx
3	Communications channel Tx
4	Timer 1
5	Timer 2

----- Note ------

Timer 1 and Timer 2 can be configured to use different bits in the IRQ controller registers, see *Timer* on page 2-38.

#### 4.20.2 Timer

The base address of the timer, TimerBase, is configurable (see *Timer* on page 2-38).

See Table 4-13 for the location of individual registers.

Table 4-13 Timer memory map

Address	Read	Write
TimerBase	Timer1Load	Timer1Load
TimerBase + 04	Timer1 Value	Reserved
TimerBase + 08	Timer1Control	Timer1Control
TimerBase + 0C	Reserved	Timer1Clear
TimerBase + 10	Reserved	Reserved
TimerBase + 20	Timer2Load	Timer2Load
TimerBase + 24	Timer2Value	Reserved
TimerBase + 28	Timer2Control	Timer2Control
TimerBase + 2C	Reserved	Timer2Clear
TimerBase + 30	Reserved	Reserved

## **Timer load registers**

Write a value to one of these registers to set the initial value of the corresponding timer counter. You must write the top 16 bits as zeroes.

If the timer is in periodic mode, this value is also reloaded to the timer counter when the counter reaches zero.

If you read from this register, the bottom 16 bits return the value that you wrote. The top 16 bits are undefined.

## Timer value registers

Timer value registers are read-only. The bottom 16 bits give the current value of the timer counter. The top 16 bits are undefined.

### Timer clear registers

Timer clear registers are write-only. Writing to one of them clears an interrupt generated by the corresponding timer.

## **Timer control registers**

See Table 4-15 and Table 4-14 for details of timer register bits. Only bits 7, 6, 3, and 2 are used. You must write all others as zeroes.

Table 4-14 Clock prescaling using bits 2 and 3

Bit 3	Bit 2	Clock divided by	Stages of prescale
0	0	1	0
0	1	16	4
1	0	256	8
1	1	Undefined	-

The counter counts downwards. It counts **BCLK** cycles, or **BCLK** cycles divided by 16 or 256. Bits 2 and 3 define the prescaling applied to the clock.

Table 4-15 Timer enable and mode control using bits 6 and 7

	0	1
Bit 7	Timer disabled	Timer enabled
Bit 6	Free-running mode	Periodic mode

In free-running mode, the timer counter overflows when it reaches zero, and continues to count down from 0xFFFF.

In periodic mode, the timer generates an interrupt when the counter reaches zero. It then reloads the value from the load register and continues to count down from this value.

# **Glossary**

The items in this glossary are listed in alphabetical order, with any symbols and numerics appearing at the end.

#### Advanced Microcontroller Bus Architecture (AMBA)

On-chip communications standard for high-performance 32-bit and 16-bit embedded

microcontrollers.

**AMBA** See Advanced Microcontroller Bus Architecture.

**Big-endian** Memory organization where the least significant byte of a word is at a higher address

than the most significant byte.

See also Little-endian.

**Breakpoint** A location in the image. If execution reaches this location, the debugger halts execution

of the image.

See also Watchpoint.

**Coprocessor** An additional processor that is used for certain operations. Usually used for

floating-point math calculations, signal processing, or memory management.

**CPSR** Current Program Status Register.

See also Program Status Register.

**Debugger** An application that monitors and controls the execution of a second application. Usually

used to find errors in the application program flow.

**Doubleword** A 64-bit unit of information. Contents are taken as being an unsigned integer unless

otherwise stated.

**Halfword** A 16-bit unit of information. Contents are taken as being an unsigned integer unless

otherwise stated.

**Host** A computer that provides data and other services to another computer.

**Image** A file of executable code that can be loaded into memory on a target and executed by a

processor there.

**Little-endian** Memory organization where the least significant byte of a word is at a lower address

than the most significant byte.

See also Big-endian.

Memory management unit (MMU)

Hardware that controls caches and access permissions to blocks of memory, and

translates virtual to physical addresses.

MMU See Memory Management Unit.

Multi-ICE A multi-processor JTAG-based debug tool for embedded systems. Multi-ICE is an

ARM registered trademark.

**Processor** An actual processor, real or emulated, running on the target. A processor always has at

least one context of execution.

**Processor Status Register** 

See Program Status Register.

**Profiling** Accumulation of statistics during execution of a program being debugged, to measure

performance or to determine critical areas of code.

Call-graph profiling provides great detail but slows execution significantly. Flat

profiling provides simpler statistics with less impact on execution speed.

For both types of profiling you can specify the time interval between

statistics-collecting operations.

**Program Status Register** 

*Program Status Register* (PSR), containing some information about the current program and some information about the current processor. Often, therefore, also referred to as

Processor Status Register.

Is also referred to as *Current PSR* (CPSR), to emphasize the distinction between it and the *Saved PSR* (SPSR). The SPSR holds the value the PSR had when the current function was called, that is restored when control is returned.

**Protection Unit** Hardware that controls caches and access permissions to blocks of memory.

**PSR** See Program Status Register.

**PU** See Protection Unit.

**RDI** See Remote Debug Interface.

#### RealView ARMulator ISS (RVISS)

The most recent version of the ARM simulator, RealView ARMulator ISS is supplied with RealView Developer Suite. It communicates with a debug target using RV-msg, through the RealView Connection Broker interface, and RDI.

See also RDI and RealView Connection Broker.

#### **RealView Connection Broker**

RealView Connection Broker is an execution vehicle that enables you to connect to simulator targets on your local system, or on a remote system. It also enables you to make multiple connections to the simulator.

See also RealView ARMulator ISS.

#### Remote Debug Interface (RDI)

The Remote Debug Interface (RDI) is an ARM standard procedural interface between a debugger and the debug agent. RDI gives the debugger a uniform way to communicate with:

- a debug agent running on the host (for example, RVISS)
- a debug monitor running on ARM architecture-based hardware accessed through a communication link (for example, Angel)
- a debug agent controlling an ARM processor through hardware debug support (for example, Multi-ICE).

**RVISS** See RealView ARMulator ISS.

#### **Saved Program Status Register (SPSR)**

See Program Status Register.

## **Semihosting** A mechanism whereby the

A mechanism whereby the target communicates I/O requests made in the application code to the host system, rather than attempting to support the I/O itself.

Software Interrupt (SWI)

An instruction that causes the processor to call a programmer-specified subroutine.

Used by ARM to handle semihosting.

**Source File** A file that is processed as part of the image building process. Source files are associated

with images.

**SPSR** Saved Program Status Register.

See also Program Status Register.

**SWI** See Software Interrupt.

**Target** The target processor, real or simulated, on which the target application is running.

The fundamental object in any debugging session. The basis of the debugging system. The environment in which the target software runs. It is essentially a collection of real

or simulated processors.

**Tracing** Recording diagnostic messages in a log file, to show the frequency and order of

execution of parts of the image. The text strings recorded are those that you specify

when defining a breakpoint or watchpoint.

See also Breakpoint, and Watchpoint.

**Watchpoint** A location in the image that is monitored. If the value stored there changes, the debugger

halts execution of the image.

See also Breakpoint.

Word A 32-bit unit of information. Contents are taken as being an unsigned integer unless

otherwise stated.

## Index

The items in this index are listed in alphabetical order, with symbols and numerics appearing at the end. The references given are to page numbers.

Α	Configuring tracer 2-14 Connection types	\$memstats 2-32 \$statistics 2-32
Accuracy 1-2	RDI 1-2	DebugPause 4-94
AddCounterDesc 4-79	RealView Connection Broker 1-3,	DebugPrint 4-94
AddCounterValue 4-80, 4-81	2-4	default.ami 2-7, 3-10
armflat.c model 2-31	ConsolePrint 4-92	
armmap.c model 2-32	ConsoleReadC 4-93	
armul.cnf 4-102	ConsoleWrite 4-93	E
ARM740T model 2-29	Coprocessor	_
ARM940T model 2-30	register read/write 4-52	EndCondition, RVISS function 4-85
	RVISS model 4-52	Endianness
	CoreCycles 4-84	bigend signal 4-70
В	Counters 4-72	Event scheduling 4-77
_	CPRead, RVISS function 4-33	Events, RVISS 4-66
Benchmarking 1-2	CPUCycles, RVISS function 4-85	EventUpcall 4-74
	CPWrite, RVISS function 4-34	Exceptions, RVISS 4-63, 4-71
		ExceptionUpcall 4-71
С		
	D	
Callbacks 4-70	_	F
cdp, RVISS function 4-60	Data abort 4-75	•
Configurable memory model 2-32	Debugger variables	Functions, RVISS
Configuring profiler 2-17	\$memory_statistics 4-101	ARMulif_CoreCycles 4-84

ARMulif_CPUCycles 4-85 ARMulif_EndCondition 4-85	ToolConf_Cmp 4-113 ToolConf_Lookup 4-112	mrc, RVISS function 4-56
ARMulif_GetCoreClockFreq 4-85	write 4-62	
ARMulif_InstallHourglass 4-86	Functions, RVISS	Р
ARMulif_RemoveHourglass 4-89	ARMul_AddCounterValue 4-80	•
ARMulif_SetConfig 4-35	. =	pagetab.c model 3-4
ARMulif_StopExecution 4-89		peripherals.ami 2-7, 3-4, 3-10
ARMulif_Time 4-90	G	Predefined tags 4-103
ARMul_AddCounterDesc 4-79	u	PrettyPrint 4-95
ARMul_AddCounterValue 4-81	GetCoreClockFreq, RVISS function	Profiler
ARMul_ConsolePrint 4-92	4-85	configuring 2-17
ARMul_ConsoleReadC 4-93	GetCPSR, RVISS function 4-30	profiler.c
ARMul_ConsoleWrite 4-93	GetMode, RVISS function 4-32	profiling 4-72
	GetPC, RVISS function 4-32	profiler.c model 2-16, 3-4
ARMul_CPRead 4-33		
ARMul_CPWrite 4-34	GetProperty, RVISS function 4-64	Protection unit 2-29, 2-30
ARMul_DebugPause 4-94	GetReg, RVISS function 4-28	PU initialization 2-24
ARMul_DebugPrint 4-94	GetR15, RVISS function 4-29	
ARMul_GetCPSR 4-30	GetSPSR, RVISS function 4-31	_
ARMul_GetMode 4-32	Glossary Glossary-1	R
ARMul_GetPC 4-29		D
ARMul_GetProperty 4-64		RaiseError 4-90
ARMul_GetReg 4-28	1	RaiseEvent 4-69
ARMul_GetR15 4-29		ReadByte, RVISS function 4-75
ARMul_GetSPSR 4-31	InstallHourglass, RVISS function 4-86	ReadHalfWord 4-75
ARMul_PrettyPrint 4-95	Interrupt controller 4-114	ReadWord, RVISS function 4-75
ARMul_RaiseEvent 4-69		read, RVISS function 4-61
ARMul_ReadByte 4-75		RealView Connection Broker 1-3, 2-4,
ARMul_ReadHalfWord 4-75	L	2-5, 4-3
ARMul_ReadWord 4-75	_	supported features 2-5
ARMul_ScheduleEvent 4-77	ldc, RVISS function 4-54	RealView Network Broker 1-3, 2-5
ARMul_SetCPSR 4-30	Logging, RVISS 4-72	RealView Simulator Broker 1-3, 2-5
ARMul_SetNirq 4-63		Reference peripherals 4-114
ARMul_SetPC 4-29		Remote Debug Interface
ARMul_SetReg 4-28	M	coprocessor register read/write 4-52
ARMul_SetR15 4-29	IVI	RVISS 1-2, 4-72, 4-91
ARMul_SetSignal 4-63	Map file 4-98	RemoveHourglass, RVISS function
ARMul_SetSPSR 4-31	mcr, RVISS function 4-57, 4-58, 4-59	4-89
ARMul_ThumBit 4-32	Memory access 4-75	Return codes, RVISS functions
ARMul_WriteByte 4-76	Memory statistics 4-101	ARMul_BUSY 4-54, 4-55, 4-56,
ARMul_WriteHalfWord 4-76	\$memory_statistics 4-101	4-57, 4-58, 4-59, 4-60
ARMul_WriteWord 4-76	Models	ARMul_CANT 4-54, 4-56, 4-57,
cdp 4-60	bus cycle insertion 4-75	4-58, 4-59, 4-60, 4-61, 4-62
Hostif_RaiseError 4-90	Models, RVISS	ARMul_DONE 4-54, 4-55, 4-56,
Hostif_WriteC 4-95	coprocessor 4-52	4-57, 4-58, 4-59, 4-60, 4-61, 4-62
ldc 4-54	•	RVISS
	memory 4-75	
mcr 4-57, 4-58, 4-59	pagetab.c 3-4	accuracy 1-2
mrc 4-56	profiler.c 2-16, 3-4	armul.cnf 4-102
read 4-61	stackuse.c 3-4	benchmarking 1-2
stc 4-55	tracer.c 2-9	events 4-66

exceptions 4-63, 4-71	Т	7
functions See Functions, RVISS	I	Z
initializing PU 2-24	Tags 4-103	Zero wait state memory model 2-31
interfaces 1-2	Terminology Glossary-1	, , , , , , , , , , , , , , , , , , ,
logging 4-72	ThumBit, RVISS function 4-32	
map files 4-98	Timer 4-116	Symbols
models See Models, RVISS	Time, RVISS function 4-90	3,
overview 2-2	ToolConf 4-21, 4-102, 4-107	\$memory_statistics 4-101
Remote Debug Interface 1-2, 4-72,	ToolConf_Cmp 4-113	\$statistics variable 4-72
4-91	ToolConf_Lookup 4-112	
state 4-26	Trace file interpretation 2-10	
tags 4-21	Tracer	
ToolConf 4-21, 4-102 upcalls <i>See</i> Upcalls, RVISS	configuring 2-14 events 2-15	
upcans see Opcans, KV155	output to RDI log window 2-14	
	Tracer, interpreting output 2-10	
S	tracer.c 4-72	
0	Trace, configuring 2-14	
ScheduleEvent 4-77	Tracing 4-72	
SetConfig, RVISS function 4-35		
SetCPSR, RVISS function 4-30		
SetNirq, RVISS function 4-63	U	
SetPC, RVISS function 4-29		
SetReg, RVISS function 4-28	UnkRDIInfoUpcall 4-72	
SetR15, RVISS function 4-29	Upcalls 4-70	
SetSignal, RVISS function 4-63 SetSPSR, RVISS function 4-31	ExceptionUpcall 4-71 UnkRDIInfoUpcall 4-72	
SimRdi_Manager interface 4-3	Upcallsr 4-72	
advertising services 4-9	armul_EventUpcall 4-74	
listener 4-6		
overview 2-4		
see also SimRdi_Manager services	V	
SimRdiProcVec structure 4-18	-	
supported services 4-5	Variables	
using 4-3	\$memory_statistics 4-101	
version information 4-9	\$memstats 2-32	
SimRdi_Manager services global break service 4-11	\$statistics 2-32, 4-72	
register services 4-12		
register window service 4-16	W	
regwin 4-16	* *	
stackuse.c model 3-4	Wait state calculation 2-33	
\$statistics variable 4-72	WriteByte, RVISS function 4-76	
stc, RVISS function 4-55	WriteC 4-95	

StopExecution, RVISS function 4-89

WriteWord, RVISS function 4-76 write, RVISS function 4-62

WriteHalfWord 4-76

Index