SoC Verification Engineer Intern | SystemVerilog | RTL Design | SVA | UVM | AMBA APB/AHB | Open to Design Verification, SoC & Formal Verification Roles
-
SION Semiconductors
- Bengaluru, India
-
08:17
(UTC +05:30) - https://www.linkedin.com/in/akhileshibrahimpet
- in/akhileshibrahimpet
Popular repositories Loading
-
APB-SystemVerilog-Verification
APB-SystemVerilog-Verification PublicAMBA APB protocol verification environment using SystemVerilog including DUT, generator, driver, monitor, scoreboard, environment, and layered testbench architecture.
SystemVerilog
-
SPI-Design-Verification
SPI-Design-Verification PublicComplete SPI Design Verification project from RTL to UVM and Formal Verification using Verilog, SystemVerilog, SVA, Functional Coverage, and UVM.
Verilog
-
AHB-Design-Verification
AHB-Design-Verification PublicAMBA AHB Protocol Design and Verification using Verilog, SystemVerilog, UVM and Formal Verification.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.