Skip to content

board: mint D-PRLR-1..5 for probe-r2il-live-regfile-v1 - #1158

Merged
AdaWorldAPI merged 2 commits into
mainfrom
claude/probe-r2il-dids
Sep 3, 2026
Merged

board: mint D-PRLR-1..5 for probe-r2il-live-regfile-v1#1158
AdaWorldAPI merged 2 commits into
mainfrom
claude/probe-r2il-dids

Conversation

@AdaWorldAPI

Copy link
Copy Markdown
Owner

Board-only, two files. Third in the arc: #1155 (parent plan), #1156 (the census), this.

probe-r2il-live-regfile-v1 is the second instance of the same defect — a GREEN probe (18/18, seven disable runs red-then-green) that was invisible to every discovery path because it carried no D-ids and no board rows. One of the 53 counted in #1156.

Ids are minted against sections that already exist; no scope added.

Two results worth reaching from an index rather than by reading 286 lines

D-PRLR-4 — the §7.8 facet binding is a PROJECTION, not a byte-identity. SLEIGH lays the 6502 out across 55 bytes because it models each status flag as its own byte register, while the semantic register file is 7. So a 12-byte V3 facet register holds the register file with room to spare, but never matches SLEIGH's layout. Pinned two-sided by the_sleigh_register_space_is_sparse_so_the_facet_binding_is_a_projection, which fails if SLEIGH ever packs the 6502 into 12 bytes — forcing a re-measure instead of letting a stale note stand.

D-PRLR-5 — r2sleigh's CI has never run. The workflow declares cargo test --workspace --all-features, which would execute this probe, but the repo reports total_count: 0 workflow runs, ever: it targets a self-hosted runner that was never registered. So every green in §6/§7 is a local run, and so is the r2conc crate merged in r2sleigh PR #5. The row stays OPEN — moving to a hosted runner is an operator infra call (the --all-features job compiles SLEIGH specs for every architecture), not a drive-by inside a board PR.

That second one is the same lesson tesseract-rs recorded when two tests sat red for thirteen days behind a skip-guard and a CI that never fired — found here by checking rather than by being bitten, which is the only reason it is cheap.

Supersession index regenerated last, after the board writes; no diff.

🤖 Generated with Claude Code

https://claude.ai/code/session_01DCfrD5y19cvFc4AoyydXYv


Generated by Claude Code

The second instance of the defect #1155 fixed for the parent plan, and
one of the 53 counted in #1156's census: a GREEN probe with 18/18 and
seven red-then-green disable runs, invisible to every discovery path
because it carried no D-ids and no board rows.

Ids are minted against sections that already exist; no scope added. Two
of the five are worth reaching from an index rather than by reading 286
lines. D-PRLR-4: the §7.8 facet binding is a PROJECTION of the register
file, never a byte-identity with SLEIGH's layout, because SLEIGH spans
55 bytes modelling each status flag as its own byte register while the
semantic register file is 7 — pinned two-sided, so it fails if SLEIGH
ever packs the 6502 into 12 bytes. D-PRLR-5: r2sleigh's CI has never
run at all (total_count 0 workflow runs, ever; the workflow targets an
unregistered self-hosted runner), so every green in the probe is a local
run, as is the r2conc crate merged in r2sleigh PR #5. That row stays
OPEN — moving to a hosted runner is an operator infra call, not a
drive-by.

Supersession index regenerated last, after the board writes; no diff.

Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01DCfrD5y19cvFc4AoyydXYv
@coderabbitai

coderabbitai Bot commented Sep 3, 2026

Copy link
Copy Markdown

Warning

Review limit reached

Next included review available in 32 minutes.

Check out review usage here.

View limit details

Limit details: You’ve used the included review currently available. Your 84 included PR review attempts over the past 7 days set your current allowance at 1 review per hour.

Your organization has reached its usage spending cap. Adjust your spending cap in the billing tab.

Learn how review limits work.

Review configuration:

⚙️ Run configuration

Configuration used: Organization UI

Review profile: CHILL

Plan: Essentials

Run ID: 9d1ee99c-167f-455b-99e9-d3936216edef

📥 Commits

Reviewing files that changed from the base of the PR and between 5e2cb31 and abc5c8d.

📒 Files selected for processing (2)
  • .claude/board/INTEGRATION_PLANS.md
  • .claude/board/STATUS_BOARD.md

Comment @coderabbitai help to get the list of available commands.

@cursor

cursor Bot commented Sep 3, 2026

Copy link
Copy Markdown

Bugbot couldn't run - usage limit reached

Bugbot is counted against Cursor usage for this user or team, and this run hit a usage or spend limit.

A user or team admin can review and increase usage limits in the Cursor dashboard.

(requestId: serverGenReqId_495c31af-cef2-4d09-b0b4-01176b0de4d0)

@chatgpt-codex-connector chatgpt-codex-connector Bot left a comment

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

💡 Codex Review

Here are some automated review suggestions for this pull request.

Reviewed commit: a80d9ac007

ℹ️ About Codex in GitHub

Your team has set up Codex to review pull requests in this repo. Reviews are triggered when you

  • Open a pull request for review
  • Mark a draft as ready
  • Comment "@codex review".

If Codex has suggestions, it will comment; otherwise it will react with 👍.

Codex can also answer questions or update the PR. Try commenting "@codex address that feedback".

Comment thread .claude/board/INTEGRATION_PLANS.md Outdated
Comment on lines +6 to +7
state bound to borrowed slabs, must produce byte-identical architectural state to
an independently-written reference. GREEN, 18/18, seven disable runs

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

P2 Badge Qualify the full-state parity claim

On the documented 255 × 255 case, the source plan's §6a says Ghidra leaves V=1 while the reference leaves V=0, and explains that without_v() deliberately excludes that field from the headline comparison. Calling the result “byte-identical architectural state” therefore overstates what the 18 green checks establish and can mislead readers of this index; describe parity as excluding V while noting that the product and remaining fields match.

Useful? React with 👍 / 👎.

Comment thread .claude/board/STATUS_BOARD.md Outdated
Comment on lines +3 to +4
`.claude/plans/probe-r2il-live-regfile-v1.md`. The executable falsifier for
`r2il-machine-semantic-contract-v1` §7.8's V4 space binding. Untracked since it

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

P2 Badge Leave the V4 projection binding unverified

When this row is used to determine whether §7.8's 12-byte V4 binding has been validated, the probe only establishes that SLEIGH's raw register layout spans 55 bytes and that the semantic register set totals 7 bytes; it does not exercise a projection between those layouts. Executing SlabState against a borrowed SLEIGH-layout slab validates the lifter/executor path, not the proposed ClassView binding, so labeling it the executable falsifier for that binding makes unfinished projection work appear covered.

Useful? React with 👍 / 👎.

Two external P2s, both correct, and both my index entry over-claiming
relative to the plan it indexes.

P2-1: "byte-identical architectural state" drops the V exclusion. The
plan's own §6a records that Ghidra's 6502 ADC assigns the unsigned carry
to the signed-overflow flag, so on 255x255 both sides compute 0xFE01 and
agree on every other field while Ghidra leaves V=1 and a real 6502
leaves V=0. V is excluded from the headline comparison and the exclusion
is itself two-sided (falsifier D7). The entry now says "every field
except V" and carries the finding rather than the summary.

P2-2: labelling the probe "the executable falsifier for the V4 space
binding" makes unfinished projection work look covered. The probe
validates the lift-and-execute path against borrowed slabs; it never
exercises a projection from SLEIGH's 55-byte layout into a 12-byte
facet register. It measures the two layouts and concludes one is
needed. Re-worded to "the EXECUTABLE HALF", with the misreading it is
worded to prevent stated explicitly, and D-PRLR-4 regraded from "ruled"
to "constraint measured, projection not built and not validated".

Also recorded, found while verifying: the mint is board-only. D-PRLR-*
and D-R2IL-* appear in STATUS_BOARD but not in the plans themselves, and
supersession_index.py counts D-ids by scanning .claude/plans/, so the
coverage column cannot see them. #1156's root cause is masked at the
board layer, not closed. Writing ids into plan bodies is the real close
and is out of scope for a board PR that said so.

Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01DCfrD5y19cvFc4AoyydXYv

Copy link
Copy Markdown
Owner Author

Both P2s verified against the source and fixed in f6a1a26. Both were the same defect in different places: the index entry over-claiming relative to the plan it indexes.

P2-1 (the V exclusion) — correct. The plan's §6a says exactly what you quote: Ghidra's 6502 ADC assigns the unsigned carry to the signed-overflow flag, so on 255 × 255 both sides compute 0xFE01 and agree on every other field while Ghidra leaves V=1 and a real 6502 leaves V=0. The entry now reads "on every field except V" and carries the finding rather than the summary — including that the exclusion is itself two-sided (falsifier D7: it must diverge on some pairs and agree on others), so it cannot decay into "ignore that field". Worth noting the plan's §1 has the same unqualified phrasing that §6a then corrects; my entry inherited it and made it worse by dropping the correction.

P2-2 (the projection) — correct, and the sharper of the two. The probe executes SlabState against borrowed SLEIGH-layout slabs. It never binds into a 12-byte V3 facet register; it measures the two layouts (55 bytes vs 7) and concludes a projection is required. Re-worded to "the falsifier for the EXECUTABLE HALF", with the misreading stated explicitly, and D-PRLR-4 regraded from ruled to constraint measured; the projection is not built and not validated. The plan itself says "the executable half of that claim" — my entry dropped those four words and turned a scoped claim into a general one.

One more, found while verifying rather than by you: the mint is board-only. grep -c "D-PRLR" .claude/plans/probe-r2il-live-regfile-v1.md0, and supersession_index.py counts D-ids by scanning .claude/plans/, so the coverage column cannot see them. #1156 named the root cause as "a plan without a D-id is unaddressable" — this PR makes the plan addressable from the board, it does not put ids in the plan. Same for D-R2IL-1..5 in #1155. Recorded as a ⚠ block rather than quietly fixed, because writing ids into plan bodies edits content both PRs declared out of scope.

Thanks — this is the first external review to land on any of today's six PRs; CodeRabbit is spend-capped and Bugbot usage-capped, so the rest merged unchecked.


Generated by Claude Code

Copy link
Copy Markdown
Owner Author

Correction to my previous comment: the fix commit is abc5c8d8, not f6a1a26. That sha does not exist — I wrote it from memory instead of reading it back, in a comment whose whole subject was two claims that failed for want of checking. Recording rather than editing it away, since it is the third instance today of the same defect the council is auditing.


Generated by Claude Code

@AdaWorldAPI
AdaWorldAPI merged commit 87ec0c1 into main Sep 3, 2026
1 check passed
AdaWorldAPI pushed a commit that referenced this pull request Sep 3, 2026
Resolves the conflict GitHub reported on #1157. The collision was
positional -- both sides prepended dated entries to EPIPHANIES.md -- and
by the time main carried #1158/#1159 it resolved cleanly on its own.

Merge commit rather than a rebase: this is another session's branch and
a merge keeps their checkout valid.

Post-check: EPIPHANIES.md 25748 -> 26020 lines. An append-only file
that got shorter is always a defect, and a prepend conflict resolved by
picking a side is how that happens.

Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01DCfrD5y19cvFc4AoyydXYv
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants