Skip to content
View AditDixit's full-sized avatar

Block or report AditDixit

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. CMOS-LDO-Adaptive-Boost CMOS-LDO-Adaptive-Boost Public

    Transistor-level CMOS LDO voltage regulator in LTspice with a novel fully-transistorized adaptive transient detector. Reduces output droop by 1.6× (360mV → 222mV) with zero static power overhead. B…

    1

  2. adaptive-uart-vlsi adaptive-uart-vlsi Public

    Power-Aware Adaptive UART Transceiver with Hardware Baud Detection and Fine-Grained Clock Gating

    Verilog

  3. riscv-mac-processor riscv-mac-processor Public

    5-stage pipelined RISC-V (RV32I) processor in Verilog with a custom MAC instruction (rd = rd + rs1×rs2) using the RISC-V custom-0 opcode space. Includes full hazard detection, EX-EX/MEM-EX data for…

    Verilog