Popular repositories Loading
-
CMOS-LDO-Adaptive-Boost
CMOS-LDO-Adaptive-Boost PublicTransistor-level CMOS LDO voltage regulator in LTspice with a novel fully-transistorized adaptive transient detector. Reduces output droop by 1.6× (360mV → 222mV) with zero static power overhead. B…
-
adaptive-uart-vlsi
adaptive-uart-vlsi PublicPower-Aware Adaptive UART Transceiver with Hardware Baud Detection and Fine-Grained Clock Gating
Verilog
-
riscv-mac-processor
riscv-mac-processor Public5-stage pipelined RISC-V (RV32I) processor in Verilog with a custom MAC instruction (rd = rd + rs1×rs2) using the RISC-V custom-0 opcode space. Includes full hazard detection, EX-EX/MEM-EX data for…
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.