### Computer Organization and Architecture

<u>Instructor</u>: Dr. Rushdi Abu Zneit

Slide Sources: Based on CA: aQA by Hennessy/Patterson.



# Advanced Topic: Dynamic Scheduling with Tomasulo's Algorithm

#### Data Hazards Review

- RAW (read after write) hazard:
  - instruction I occurs before instruction J in the program but...
  - ...instruction J tries to read an operand before instruction I writes to it, so J incorrectly gets the old value
  - Example:

```
I: LW R1, 0 (R2)

Note: see CA:aQA Sec. 2.12

for MIPS64 ISA information

J: DADDU R3, R1, R4
```

- A RAW hazard is a true data dependence, where there is a programmer-mandated flow of data from one instruction (the producer) to another (the consumer)
  - therefore, the consumer must wait for the producer to finish computing and writing

#### **Data Hazards Review**

- WAW (write after write) hazard:
  - instruction I occurs before instruction J in the program but...
  - ...instruction J tries to write an operand before instruction I writes
     to it, so the wrong order of writes causes the destination register to
     end up with the value from I rather than that from J
  - Example:

```
I: DSUBU R1, R2, R3
...

J: DADDU R1, R3, R4
```

- A WAW hazard is a not a true data dependence, but rather a kind of name dependence, called output dependence, because of the (avoidable?) same name of the destination registers
- WAW hazards cannot occur in the classic 5-stage MIPS integer pipeline. Why...?
  - registers are written only in one stage, the WB stage, and
  - instructions enter the pipeline in order
- However, we shall deal with situations where instructions may be executed out of order...



#### **Data Hazards Review**


- WAR (write after read) hazard:
  - instruction I occurs before instruction J in the program but...
  - ...instruction J tries to write an operand before instruction I reads it, so I incorrectly gets the later value
  - Example:

```
I: DSUBU R2, R1, R3
...
J: DADDU R1, R3, R4
```

- A WAR hazard is a not a true data dependence, but rather a kind of name dependence, called antidependence, because of the (avoidable?) shared name of two registers
- WAR hazards cannot occur in the classic 5-stage MIPS integer pipeline. Why...?
  - registers are read early and written late
  - instructions enter the pipeline in order
- However, we shall deal with situations where instructions may be executed out of order...

### \_

### Why Dynamic Scheduling...?



**Goal of ILP:** To get as many instructions as possible executing in parallel while respecting dependencies

### Dynamic Scheduling: Key Ideas

- Old paradigm (classic MIPS 5-stage integer pipeline):
  - in-order instruction issue and execution
  - can cause unnecessary delay of instructions that also wastes hardware resources by keeping them idle through the delay
  - e.g.,

```
DIV.D F0, F2, F4

ADD.D F6, F0, F8  # ADD.D and S.D are stalled by

S.D F6, O(R1)  # true data dependences

SUB.D F8, F10, F14  # SUB.D and MUL.D are ready to execute

MUL.D F6, F10, F8  # but blocked by previous stalls!
```

### Dynamic Scheduling: Key Ideas

- New paradigm:
  - in-order issue but allow out-of-order execution (i.e., ILP = parallel execution of instructions) and, therefore, out-of-order completion
  - e.g.,

```
DIV.D F0, F2, F4

ADD.D F6, F0, F8

S.D F6, O(R1)

SUB.D F8, F10, F14

MUL.D F6, F10, F8
```

- without waiting for ADD.D and S.D to complete execution try to execute SUB.D and MUL.D
- this out-of-order execution raises two potential hazards that do not exist in the classic pipeline with in-order execution
  - WAR hazard: the antidependence between ADD.D and SUB.D
  - WAW hazard: the output dependence between ADD.D and MUL.D

### Dynamic Scheduling: Key Ideas

- solution: eliminate WAR and WAW hazards by register renaming
- e.g.,

```
DIV.D F0, F2, F4


ADD.D S, F0, F8

S.D S, O(R1)

SUB.D T, F10, F14

MUL.D F6, F10, IT
```

- Tomasulo provides register renaming via reservation stations
  - reservation stations fetch and buffer an operand as soon as it is available, eliminating need to go to register to get operand
  - pending instructions designate reservation stations that will provide input values
  - results are passed directly from functional units where they are computed to the reservation stations where they are required over the common data bus (CDB) – bypassing registers



**Basic structure of MIPS floating-point unit based on Tomasulo** 

### Tomasulo's Algorithm: Three Stages

- <u>Issue</u>: get instruction from Instruction Queue
  - if reservation station free (no structural hazard), control issues instruction to reservation station, and sends to reservation station operand values (or reservation station source for values)
- <u>Execution</u>: operate on operands (EX)
  - when both operands ready then execute;
     if not ready, watch CDB for result
- Write result: finish execution (WB)
  - write on CDB to all awaiting units; mark reservation station available

### Tomasulo's Algorithm: Data Structures

#### Reservation station fields

- Op: Operation to be performed on source operands S1 and S2
- Qj, Qk: The reservation stations that will produce the corresponding operand; value of 0 indicates source operand is already available in Vj or Vk, or is unnecessary
- **Vj**, **Vk**: The value of the source operands. Only one of the V or Q fields is valid for each operand. For loads, Vk field holds offset
- A: Holds information for the memory address calculation for load and store. Initially, immediate field of instruction is stored here; after address calculation, effective address is stored
- Busy: Reservation station and related functional unit occupied
   Register file field
- Qi: Number of the reservation station that contains the operation whose results will be stored into this register; value of 0 (or blank) indicates value is register contents, i.e., no instruction targets this register

### Examples

```
1. L.D F6, 34 (R2)
2. L.D F2, 45 (R3)
3. MUL.D F0, F2, F4
4. SUB.D F8, F2, F6
5. DIV.D F10, F0, F6
6. ADD.D F6, F8, F2
```

We run Tomasulo's algorithm on the above code sequence in three different examples:

- A. Data structures when the only the first load has completed
- B. Data structures when MUL. D is about to write
- c. Data structures cycle by cycle

## Example A: Instructions

	In	struction Status	
Instruction	Issue	Execute	Write Results
L.D F6, 34(R2)	X	X	X
L.D F2, 45(R3)	X	X	
MUL.D F0, F2, F4	X		
SUB.D F8, F2, F6	X		
DIV.D F10, F0, F6	X		
ADD.D <b>F6</b> , F8, F2	X		

All instructions have issued but only the first L.D has completed and written its result

### Example A: Reservation Stations

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	yes	LOAD				2	45 + Regs[R3]
Add1	yes	SUB		Mem[34+Regs[R2]]	Load2		
Add2	yes	ADD			Add1	Load2	
Add3	no						
Mult1	yes	MUL		Regs[F4]	Load2		
Mult2	yes	DIV		Mem[34+Regs[R2]]	Mult1		

Addi indicates ith reservation station for the FP add unit, etc.

### Example A: Registers

Field	F0	F2	F4	F6	F8	F10	F12F30
Qi	Mult1	Load2		Add2	Add1	Mult2	

Floating point registers

#### **Notes**

- The CDB allows an operand to be broadcast as soon as its value is computed in a functional unit
  - allows multiple instructions awaiting that value to be released simultaneously
- WAW and WAR hazards are eliminated by renaming registers using reservation stations and by storing operands into reservation stations as soon as they become available. E.g., the WAR hazard between DIV.D and ADD.D involving F6 is eliminated in both cases:
  - if the L.D instruction providing the 2<sup>nd</sup> operand of DIV.D *has* completed (case shown), then Vk stores the result, making DIV.D independent of ADD.D
  - If the L.D instruction providing the 2<sup>nd</sup> operand of DIV.D has not completed, then Qk points to the Load1 reservation station, again making DIV.D independent of ADD.D

#### Notes

- Instructions pass through the issue stage in order but can bypass one another in the execute stage and complete out of order.
- Why must instructions issue in order?
  - when an instruction issues to a free reservation station it looks up its operand registers for either the operand value itself (V value from the register's data) or the reservation station that will produce the value (Q value from the register's status field)
  - additionally, the instruction will write its own reservation station number to its destination register's status field
  - now suppose instructions

```
SUB.D F2, F4, F6
ADD.D F8, F2, F4
```

**issue** in order. How is the F2 register's status field set and how are the ADD. D reservation station's Q and V fields set?

- what happens if the instructions are issued in reverse order?!
- See CA: aQA Fig. 3.5 for algorithm details of Tomasulo

### Example B: Instructions

	In	struction Status	
Instruction	Issue	Execute	Write Results
L.D F6, 34(R2)	X	X	X
L.D F2, 45(R3)	X	X	X
MUL.D F0, F2, F4	X	X	
SUB.D F8, F2, F6	X	X	X
DIV.D F10, F0, F6	X		
ADD.D <b>F6</b> , F8, F2	X	X	X

When MUL.D is about to write

### Example B: Reservation Stations

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	no						
Add1	no						
Add2	no						
Add3	no						
Mult1	yes	MUL	Mem[45+Regs[R3]]	Regs[F4]			
Mult2	yes	DIV		Mem[34+Regs[R2]]	Mult1		

Addi indicates ith reservation station for the FP add unit, etc.


### Example B: Registers

Field	F0	F2	F4	F6	F8	F10	F12	F30
Qi	Mult1					Mult2		

Floating point registers

### Latencies

- Assume operation latencies
  - load: 2 clock cycles
  - add/sub: 2 clock cycles
  - multiply: 10 clock cycles
  - divide: 40 clock cycles



<u>Instruc</u>	tion s	tatus_			Execution	Write					
Instruc	tion	j	k	Issue	complete	Result			Busy	<u>Addres</u> s	
LD I	F6	34+	R2	1				Load1	Yes	34+R2	
LD I	F2	45+	R3					Load2	No		
MULTI	F0	F2	F4					Load3	No		
SUBDI	F8	F6	F2								
DIVD I	F10	F0	F6								
ADDD I	F6	F8	F2								
Reserv	<u>ation</u>	<b>Stations</b>			S1	S2	RS for j	RS for k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_		
	0	Add1	No								
	0	Add2	No								
		Add3	No								
	0	Mult1	No								
	0	Mult2	No								
Registe	er res	ult status	<u>S</u>								
Clock	<b>&lt;</b>			F0	F2	F4	F6	F8	F10	F12	F30
1			FU				Load1				

<u>Instruc</u>	ction s	tatus_			Execution	Write					
Instruc	ction	j	k	Issue	complete	Result			Busy	<u>Addres</u> s	
LD	F6	34+	R2	1				Load1	Yes	34+R2	
LD	F2	45+	R3	2				Load2	Yes	45+R3	
MULTI	F0	F2	F4					Load3	No		
SUBD	F8	F6	F2								
DIVD	F10	F0	F6								
ADDD	F6	F8	F2								
Reserv	<u>vation</u>	<b>Stations</b>			S1	S2	RS for j	RS for k	(		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_		
	C	) Add1	No								
	C	) Add2	No								
		Add3	No								
	C	) Mult1	No								
	C	) Mult2	No								
Registe	er res	ult statu	<u>s</u>								
Clock	k			F0	F2	F4	F6	F8	F10	F12	F30
2			FU		Load2		Load1				

<u>Instru</u>	ction s	tatus_			Execution	Write					
Instru	ction	j	k	Issue	complete	Result			Busy	<u>Addres</u> s	
LD	F6	34+	R2	1	3			Load1	Yes	34+R2	
LD	F2	45+	R3	2				Load2	Yes	45+R3	
MULT	TF0	F2	F4	3				Load3	No		
SUBD	) F8	F6	F2							_	
DIVD	F10	F0	F6								
ADDD	) F6	F8	F2								
Reser	vation	<b>Stations</b>			S1	S2	RS for j	RS for k	•		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_		
	C	Add1	No								
	C	Add2	No								
		Add3	No								
	C	Mult1	Yes	MULTD		R(F4)	Load2				
	C	Mult2	No								
<u>Regis</u>	ter res	ult status	<u> </u>								
Cloc	k			F0	<i>F</i> 2	F4	F6	F8	F10	F12	F30
3			FU	Mult1	Load2		Load1				

Instruction s	tatus_			Execution	Write						
Instruction	j	k	Issue	complete	Result			Busy	Addres	S	
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2				Load2	Yes	45+R3		
MULTI FO	F2	F4	3				Load3	No			
SUBD F8	F6	F2	4								
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Reservation	Stations			S1	S2	RS for j	RS for k				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
C	Add1	Yes	SUBD	M(34+R2)			Load2				
C	Add2	No									
	Add3	No									
C	Mult1	Yes	MULTD	)	R(F4)	Load2					
C	Mult2	No									
Register res	ult statu:	<u>s</u>									
Clock			F0	F2	F4	F6	<i>F</i> 8	F10	F12		F30
4		FU	Mult1	Load2		M(34+R2)	 _ Add1				

<u>Instruct</u>	tion s	tatus_			Execution	Write					
Instruct	tion	j	k	Issue	complete	Result	_		Busy	<u>Addres</u> s	
LD F	F6	34+	R2	1	3	4		Load1	No		
LD F	F2	45+	R3	2	5			Load2	Yes	45+R3	
<b>MULTIF</b>	F0	F2	F4	3				Load3	No		
SUBD F	F8	F6	F2	4							
DIVD F	F10	F0	F6	5							
ADDD F	F6	F8	F2								
Reserva	<u>ation</u>	<b>Stations</b>			S1	S2	RS for j	RS for k	•		
7	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_		
	0	Add1	Yes	SUBD	M(34+R2)			Load2			
	0	Add2	No								
		Add3	No								
	0	Mult1	Yes	MULTD	)	R(F4)	Load2				
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1				
<u>Registe</u>	er resi	ult status	<u>s</u>								
Clock	(			F0	F2	F4	F6	F8	F10	F12	 F30
5			FU	Mult1	Load2		M(34+R2)	Add1	Mult2		_

Instruction	n status_			Execution	Write						
Instruction	n j	k	Issue	complete	Result	_		Busy	<u>Addres</u> s		
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	5	6		Load2	No			
MULTI F0	F2	F4	3				Load3	No			
SUBD F8	F6	F2	4								
DIVD F10	) F0	F6	5								
ADDD F6	F8	F2	6								
Reservation	on Stations	<u> </u>		S1	S2	RS for j	RS for k	(			
Tir	ne Name	Busy	<sup>,</sup> Ор	Vj	Vk	Qj	Qk	_			
	2 Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0 Add2	Yes	ADDD		M(45+R3)	Add1					
	Add3	No									
	10 Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0 Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register r	<u>esult statu</u>	<u>IS</u>									
Clock			F0	F2	F4	F6	F8	F10	F12	F30	
6		FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

<u>Instru</u>	Instruction status				Execution	Write						
Instru	ıction	j	k	Issue	complete	Result	_		Busy	Address	;	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	5	6		Load2	No			
MULT	ΠFO	F2	F4	3				Load3	No			
SUBE	) F8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDE	) F6	F8	F2	6								
Rese	rvation	<b>Stations</b>			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	C	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	C	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster res	ult status	<u>s</u>									
Cloc	ck			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

<u>Instru</u>	Instruction status				Execution	Write						
Instru	ıction	j	k	Issue	complete	Result			Busy	Address	3	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	5	6		Load2	No			
MULT	ΠFO	F2	F4	3				Load3	No			
SUBE	) F8	F6	F2	4	8							
DIVD	F10	F0	F6	5								
ADDE	) F6	F8	F2	6								
Rese	rvation	<b>Stations</b>			S1	S2	RS for j	RS for k	-			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
	C	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	C	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	8	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	C	Mult2	Yes	DIVD		M(34+R2)	Mult1		_			
Regis	ster res	ult status	<u>S</u>									
Cloc	ck			F0	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1	M(45+R3)		Add2	Add1	Mult2		·	

Instruction status			Execution	Write						
Instruction j	k	Issue	complete	Result	_		Busy	Addres	S	
LD F6 34+	R2	1	3	4		Load1	No			
LD F2 45+	R3	2	5	6		Load2	No			
MULTIF0 F2	F4	3				Load3	No			
SUBD F8 F6	F2	4	8	9						
DIVD F10 F0	F6	5								
ADDD F6 F8	F2	6								
Reservation Stations		S1	S2	RS for j	RS for k					
Time Name	Busy	Ор	Vj	Vk	Qj	Qk				
0 Add1	No									
0 Add2	Yes	ADDD	M()-M()	M(45+R3)						
Add3	No									
7 Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0 Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result statu	<u>s</u>									
Clock		F0	F2	F4	F6	F8	F10	F12		F30
9	FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			
			·	·						

<u>Instructio</u>	Instruction status				Execution	Write						
Instruction	on	j	k	Issue	complete	Result	_		Busy	Address	S	
LD F6	6	34+	R2	1	3	4		Load1	No			
LD F2	2	45+	R3	2	5	6		Load2	No			
MULTI FO	)	F2	F4	3				Load3	No			
SUBD F8	3	F6	F2	4	8	9						
DIVD F1	10	F0	F6	5								
ADDD F6	3	F8	F2	6								
<u>Reservat</u>	ion :	Stations			S1	S2	RS for j	RS for k				
Ti	ime	Name	Busy	Ор	Vj	Vk	Qj	Qk	,			
	0	Add1	No									
	2	Add2	Yes	ADDD	M()–M()	M(45+R3)						
		Add3	No									
	6	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register	resu	<u>ult status</u>	<u> </u>									
Clock				F0	F2	F4	F6	F8	F10	F12		F30
10			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Instruction statu	<u>us</u>			Execution	Write						
Instruction	j	k	Issue	complete	Result	_		Busy	Addres	S	
LD F6 34	4+	R2	1	3	4		Load1	No			
LD F2 4	5+	R3	2	5	6		Load2	No			
MULTIFO F	2	F4	3				Load3	No			
SUBD F8 F	6	F2	4	8	9						
DIVD F10 F	0	F6	5								
ADDD F6 F8	8	F2	6								
Reservation Stations				S1	S2	RS for j	RS for k				
Time N	lame _	Busy	Ор	Vj	Vk	Qj	Qk	•			
0 A	dd1	No									
1 A	dd2	Yes	ADDD	M()-M()	M(45+R3)						
Ad	dd3	No									
5 M	lult1	Yes	MULTD	M(45+R3)	R(F4)						
0 M	lult2	Yes	DIVD		M(34+R2)	Mult1					
Register result	<u>status</u>										
Clock			F0	F2	F4	F6	F8	F10	F12		F30
11		FU [	Mult1	M(45+R3)		Add2	M()-M()	Mult2			
		•		•							<u>,</u>

Instruction:	status_			Execution	Write						
Instruction	j	k	Issue	complete	Result	_		Busy	Addres	S	
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	5	6		Load2	No			
MULTI FO	F2	F4	3				Load3	No			
SUBD F8	F6	F2	4	8	9						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6	12							
Reservation	<b>Stations</b>			S1	S2	RS for j	RS for k				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	-			
(	0 Add1	No									
(	0 Add2	Yes	ADDD	M()-M()	M(45+R3)						
	Add3	No									
•	4 Mult1	Yes	MULTD	M(45+R3)	R(F4)						
(	0 Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register res	sult status	<u>s</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
12		FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			
					•	•					· · · · · · · · · · · · · · · · · · ·

<u>Instruction</u>	status			Execution	Write						
Instruction	ı j	k	Issue	complete	Result	_		Busy	Address	3	
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	5	6		Load2	No			
MULTI FO	F2	F4	3				Load3	No			
SUBD F8	F6	F2	4	8	9						
DIVD F10	) F0	F6	5								
ADDD F6	F8	F2	6	12	13						
Reservation Stations				S1	S2	RS for j	RS for k	•			
Tin	ne Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
	0 Add1	No									
	0 Add2	No									
	Add3	No									
	3 Mult1	Yes	MULTE	M(45+R3)	R(F4)						
	0 Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register r	<u>esult statu</u>	<u>s</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
13		FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

<u>Instru</u>	ction s	tatus_			Execution	Write						
Instru	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	5	6		Load2	No			
MULT	1F0	F2	F4	3				Load3	No			
SUBE	) F8	F6	F2	4	8	9						
DIVD	F10	F0	F6	5								
ADDD	) F6	F8	F2	6	12	13						
Reser	vation	<b>Stations</b>			S1	S2	RS for j	RS for k	•			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
	C	) Add1	No									
	C	) Add2	No									
		Add3	No									
	2	2 Mult1	Yes	MULTE	M(45+R3)	R(F4)						
	C	) Mult2	Yes	DIVD		M(34+R2)	Mult1					
<u>Regis</u>	ter res	ult status	<u>S</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
14			FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instruction status			Execution	Write						
Instruction j	k	Issue	complete	Result	_		Busy	Addres	s	
LD F6 34+	R2	1	3	4		Load1	No			
LD F2 45+	R3	2	5	6		Load2	No			
MULTIF0 F2	F4	3				Load3	No			
SUBD F8 F6	F2	4	8	9						
DIVD F10 F0	F6	5								
ADDD F6 F8	F2	6	12	13						
Reservation Stations	<u> </u>		S1	S2	RS for j	RS for k				
Time Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
0 Add1	No									
0 Add2	No									
Add3	No									
1 Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0 Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result statu	<u>s</u>									
Clock		F0	F2	F4	F6	F8	F10	F12		F30
15	FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

<u>Instructio</u>	n status			Execution	Write						
Instructio	n <i>j</i>	k	Issue	complete	Result	_		Busy	Address	3	
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	5	6		Load2	No			
MULTIF0	F2	F4	3	16			Load3	No			
SUBD F8	F6	F2	4	8	9						
DIVD F1	0 F0	F6	5								
ADDD F6	F8	F2	6	12	13						
Reservati	on Stations	<u> </u>		S1	S2	RS for j	RS for k				
Tii	ne Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
	0 Add1	No									
	0 Add2	No									
	Add3	No									
	0 Mult1	Yes	MULTE	M(45+R3)	R(F4)						
	0 Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register I	esult statu	<u>IS</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
16		FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instruction s	status_			Execution	Write						
Instruction	j	k	Issue	complete	Result	_		Busy	Addres	s	
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	5	6		Load2	No			
MULTI FO	F2	F4	3	16	17		Load3	No			
SUBD F8	F6	F2	4	8	9						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6	12	13						
Reservation	Stations	<u> </u>		S1	S2	RS for j	RS for k				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
C	) Add1	No									
C	) Add2	No									
	Add3	No									
C	) Mult1	No									
C	) Mult2	Yes	DIVD	M*F4	M(34+R2)						
Register res	ult statu	<u>s</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
17		FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instruction s	status_			Execution	Write						
Instruction	j	k	Issue	complete	Result	_		Busy	Addres	S	
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	5	6		Load2	No			
MULTIF0	F2	F4	3	16	17		Load3	No			
SUBD F8	F6	F2	4	8	9						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6	12	13						
Reservation	Stations	<u> </u>		S1	S2	RS for j	RS for k				
Time	Name	Busy	′ Ор	Vj	Vk	Qj	Qk	_			
(	O Add1	No									
(	Add2	No									
	Add3	No									
(	0 Mult1	No									
40	) Mult2	Yes	DIVD	M*F4	M(34+R2)						
Register res	sult statu	<u>s</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
18		FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

<u>Instruc</u>	ction s	tatus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result	_		Busy	Addres	s	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	5	6		Load2	No			
MULTI	IF0	F2	F4	3	16	17		Load3	No			
SUBD	F8	F6	F2	4	8	9						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	12	13						
Reserv	<u>vation</u>	<b>Stations</b>	<u>.</u>		S1	S2	RS for j	RS for k	•			
	Time	Name	Busy	′ Ор	Vj	Vk	Qj	Qk	_			
	C	Add1	No									
	C	Add2	No									
		Add3	No									
	C	) Mult1	No									
	1	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regist	ter res	ult status	<u>s</u>									
Clock	k			F0	F2	F4	F6	F8	F10	F12		F30
57			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

<u>Instru</u>	ction s	tatus_			Execution	Write						
Instru	ction	j	k	Issue	complete	Result	_		Busy	Addres	s	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	5	6		Load2	No			
MULT	1F0	F2	F4	3	16	17		Load3	No			
SUBD	) F8	F6	F2	4	8	9						
DIVD	F10	F0	F6	5	58							
ADDD	) F6	F8	F2	6	12	13						
Reser	<u>vation</u>	<b>Stations</b>			S1	S2	RS for j	RS for k				
	Time	Name	Busy	′ Ор	Vj	Vk	Qj	Qk	_			
	C	) Add1	No									
	C	) Add2	No									
		Add3	No									
	C	) Mult1	No									
	C	) Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regist	<u>ter res</u>	ult statu:	<u>s</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
58			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

<u>Instru</u>	<u>ction s</u>	<u>status</u>			Execution	Write						
Instru	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	5	6		Load2	No			
MULT	TF0	F2	F4	3	16	17		Load3	No			
SUBD	F8	F6	F2	4	8	9						
DIVD	F10	F0	F6	5	58	59						
ADDD	) F6	F8	F2	6	12	13						
Reser	vation	Stations	1		S1	S2	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_			
	C	) Add1	No									
	C	) Add2	No									
		Add3	No									
	C	) Mult1	No									
	C	) Mult2	No									
Regist	<u>ter res</u>	ult statu	<u>s</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
59			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	M*F4/N	1		

#### Tomasulo Loop Example

```
F0
                             R1
Loop:
      LD
                  F4
                        FO
                           F2
      MULTD
      SD
                  F4
                             R1
                              #8
      SUBI
                  R1
                        R1
      BNEZ
                  R1
                        Loop
```

- Assume multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss?), second load takes 4 clocks (hit)
- To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead

Instruction status				Execution	Write			
<b>Instruction</b> <i>j</i>	k	iteration	Issue	complete	Result	_	Busy Address	
LD F0	0 R1	1				Load1	No	
MULTIF4 F	0 F2	1				Load2	No	
SD F4	0 R1	1				Load3	No Qi	
LD F0	0 R1	2				Store1	No	
MULTIF4 F	0 F2	2				Store2	No	
SD F4	0 R1	2				Store3	No	
Reservation Statio	<u>ns</u>		S1	S2	RS for j	RS for k		
Time Name	Busy	/ Op	Vj	Vk	Qj	Qk	Code:	
0 Add1	No						LD F0 0	R1
0 Add2	No						MULTIF4 F0	F2
0 Add3	No						SD F4 0	R1
0 Mult1	No						SUBI R1 R1	#8
0 Mult2	No						BNEZ R1 Loop	)
Register result sta	<u>tus</u>							
Clock R1		F0	F2	F4	F6	F8	F10 F12	F30
0 80	Qi							

Instruction sta	atus				Execution	Write					
Instruction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD F0	0	R1	1	1			Load1	Yes	80		
MULTI F4	F0	F2	1				Load2	No			
SD F4	0	R1	1				Load3	No		Qi	
LD F0	0	R1	2				Store1	No			
MULTI F4	F0	F2	2				Store2	No			
SD F4	0	R1	2				Store3	No			
Reservation S	<u>Stations</u>	<u> </u>		S1	S2	RS for j	RS for $k$				
Time I	Vame	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
0 <i>A</i>	Add1	No						LD	F0	0	R1
0 <i>A</i>	Add2	No						MULTI	F4	F0	F2
0 <i>A</i>	Add3	No						SD	F4	0	R1
0 1	√lult1	No						SUBI	R1	R1	#8
0 N	√lult2	No						BNEZ	R1	Loop	)
Register resu	<u>lt statu</u>	<u>s</u>									
Clock	R1		F0	F2	F4	F6	F8	F10	F12		F30
1	80	Qi	Load1								

Instruction	n status				Execution	Write					
Instruction	n j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD F0	0	R1	1	1			Load1	Yes	80		
MULTI F4	F0	F2	1	2			Load2	No			
SD F4	0	R1	1				Load3	No		Qi	
LD F0	0	R1	2				Store1	No			
MULTI F4	F0	F2	2				Store2	No			
SD F4	0	R1	2				Store3	No			
Reservation	on Stations	<u> </u>		S1	S2	RS for j	RS for k				
Tir	ne Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0 Add1	No						LD	F0	0	R1
	0 Add2	No						MULTI	F4	F0	F2
	0 Add3	No						SD	F4	0	R1
	0 Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0 Mult2	No						BNEZ	R1	Loop	)
Register r	<u>esult statu</u>	<u>s</u>									
Clock	R1		F0	F2	F4	F6	F8	F10	F12		<i>F</i> 30
2	80	Qi	Load1		Mult1						

Instruction	status				Execution	Write				
<b>Instruction</b>	j	k	iteration	Issue	complete	Result	_	Busy	Addr	ess
LD F0	0	R1	1	1			Load1	Yes	80	
MULTIF4	F0	F2	1	2			Load2	No		
SD F4	0	R1	1	3			Load3	No		Qi
LD F0	0	R1	2				Store1	Yes	80	Mult1
MULTI F4	F0	F2	2				Store2	No		
SD F4	0	R1	2				Store3	No		
<u>Reservation</u>	n Stations	<u> </u>		S1	S2	RS for j	RS for k			
Tim	e Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:		
(	O Add1	No						LD	F0	0 R1
(	Add2	No						MULTI	F4	F0 F2
(	Add3	No						SD	F4	0 R1
(	0 Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #8
(	0 Mult2	No						BNEZ	R1	Loop
Register re	sult statu	<u>S</u>								
Clock	R1		<i>F</i> 0	F2	F4	F6	F8	F10	<i>F</i> 12	? F30
3	80	Qi	Load1		Mult1					

Note: MULT1 has no registers names in RS

_Instruction sta	atus				Execution	Write					
Instruction	i	k	iteration	Issue	complete			Busy	Addre	ess	
LD F0	0	R1	1	1	•		Load1	Yes	80		
MULTIF4	F0	F2	1	2			Load2	No			
SD F4	0	R1	1	3			Load3	No		Qi	
LD F0	0	R1	2				Store1	Yes	80	Mult	1
MULTI F4	F0	F2	2				Store2	No			
SD F4	0	R1	2				Store3	No			
Reservation S	tations	<u>S</u>		S1	S2	RS for j	RS for k				
Time N	lame	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
0 A	\dd1	No						LD	F0	0	R1
0 A	Ndd2	No						MULT	IF4	F0	F2
0 A	Ndd3	No						SD	F4	0	R1
0 N	/lult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
0 N	/lult2	No						BNEZ	R1	Loop	)
Register resul	t statu	<u>s</u>									
Clock	R1		F0	F2	F4	F6	F8	F10	F12		<i>F</i> 30
4	<b>72</b>	Qi	Load1		Mult1						

Instruction st	atus				Execution	Write					
Instruction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD F0	0	R1	1	1			Load1	Yes	80		
MULTIF4	F0	F2	1	2			Load2	No			
SD F4	0	R1	1	3			Load3	No		Qi	
LD F0	0	R1	2				Store1	Yes	80	Mult	1
MULTI F4	F0	F2	2				Store2	No			
SD F4	0	R1	2				Store3	No			
Reservation 3	<u>Stations</u>	<u>}</u>		S1	S2	RS for j	RS for $k$				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
0	Add1	No						LD	F0	0	R1
0	Add2	No						<b>MULT</b>	IF4	F0	F2
0	Add3	No						SD	F4	0	R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
0	Mult2	No						BNEZ	R1	Loop	
Register resu	<u>ılt statu</u>	<u>s</u>									
Clock	R1		F0	F2	F4	F6	F8	F10	F12	• • • •	F30
5	<b>72</b>	Qi	Load1		Mult1						

Instruc	ction s	tatus				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1			Load1	Yes	80		
MULTI	F4	F0	F2	1	2			Load2	Yes	72		
SD	F4	0	R1	1	3			Load3	No		Qi	
LD	F0	0	R1	2	6			Store1	Yes	80	Mult	1
MULTI	F4	F0	F2	2				Store2	No			
SD	F4	0	R1	2				Store3	No			
Reserv	<u>vation</u>	Stations	<u>S</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loop	)
Regist	er res	<u>ult statu</u>	<u>s</u>									
Cloc	k	R1		F0	<i>F</i> 2	F4	<i>F</i> 6	F8	F10	<i>F</i> 12		F30
6		72	Qi	Load2		Mult1						

Note: F0 never sees Load1 result

Instruc	ction s	tatus_				Execution	Write					
Instruc	tion	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1			Load1	Yes	80		
MULTI	F4	F0	F2	1	2			Load2	Yes	72		
SD	F4	0	R1	1	3			Load3	No		Qi	
LD	F0	0	R1	2	6			Store1	Yes	80	Mult	:1
MULTI	F4	F0	F2	2	7			Store2	No			
SD	F4	0	R1	2				Store3	No			
Reserv	<u>vation</u>	Stations	<u>S</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop	)
Regist	er res	<u>ult statu</u>	<u>s</u>									
Cloc	k	R1		F0	<i>F</i> 2	F4	F6	F8	F10	<i>F</i> 12		F30
7		72	Qi	Load2		Mult2						

Note: MULT2 has no registers names in RS

Instruction s	tatus				Execution	Write					
<b>Instruction</b>	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD F0	0	R1	1	1			Load1	Yes	80		
MULTI F4	F0	F2	1	2			Load2	Yes	72		
SD F4	0	R1	1	3			Load3	No		Qi	
LD F0	0	R1	2	6			Store1	Yes	80	Mult	1
MULTI F4	F0	F2	2	7			Store2	Yes	72	Mult	2
SD F4	0	R1	2	8			Store3	No			
Reservation	<b>Stations</b>	<u>i</u>		S1	S2	RS for j	RS for k				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
0	Add1	No						LD	F0	0	R1
0	Add2	No						MULTI	F4	F0	F2
0	Add3	No						SD	F4	0	R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop	
Register res	ult statu	<u>s</u>									
Clock	R1		<i>F</i> 0	F2	F4	F6	F8	F10	<i>F</i> 12		<i>F</i> 30
8	72	Qi	Load2		Mult2						

Instruction sta	atus				Execution	Write					
<b>Instruction</b>	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD F0	0	R1	1	1	9		Load1	Yes	80		
MULTI F4	F0	F2	1	2			Load2	Yes	72		
SD F4	0	R1	1	3			Load3	No		Qi	
LD F0	0	R1	2	6			Store1	Yes	80	Mult	1
MULTI F4	F0	F2	2	7			Store2	Yes	72	Mult	2
SD F4	0	R1	2	8			Store3	No			
Reservation S	Stations 8 4 1	<u> </u>		S1	S2	RS for j	RS for k				
Time I	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
0 /	Add1	No						LD	F0	0	R1
0 /	Add2	No						MULTI	F4	F0	F2
0 /	Add3	No						SD	F4	0	R1
0 1	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
0 1	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop	)
Register resu	<u>It statu</u>	<u>s</u>									
Clock	R1		<i>F</i> 0	F2	F4	F6	F8	F10	F12		<i>F</i> 30
9	64	Qi	Load2		Mult2						

Load1 completing; what is waiting for it?

Instruction sta	atus				Execution	Write					
Instruction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD F0	0	R1	1	1	9	10	Load1	No			
MULTIF4	F0	F2	1	2			Load2	Yes	72		
SD F4	0	R1	1	3			Load3	No		Qi	
LD F0	0	R1	2	6	10		Store1	Yes	80	Mult	1
MULTI F4	F0	F2	2	7			Store2	Yes	72	Mult	2
SD F4	0	R1	2	8			Store3	No			
Reservation S	Stations	<u>i</u>		S1	S2	RS for j	RS for k				
Time I	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
0 A	Add1	No						LD	F0	0	R1
0 A	Add2	No						MULTI	F4	F0	F2
0 A	Add3	No						SD	F4	0	R1
4 1	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1 :	#8
0 1	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop	
Register resu	<u>It statu</u>	<u>s</u>									
Clock	R1		F0	F2	F4	F6	F8	F10	F12		<i>F</i> 30
10	64	Qi	Load2		Mult2						

Load2 completing; what is waiting for it?

Instruc	tion s	tatus				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	Mult	1
MULTI	F4	F0	F2	2	7			Store2	Yes	72	Mult	2
SD	F4	0	R1	2	8			Store3	No			
Reserv	<u>vation</u>	Stations	<u>S</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	3	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	4	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loop	)
Regist	er res	<u>ult statu</u>	<u>s</u>									
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		F30
11		64	Qi	Load3		Mult2						

Instruc	tion s	tatus				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	F4	F0	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	Mult	1
MULTI	F4	F0	F2	2	7			Store2	Yes	72	Mult	2
SD	F4	0	R1	2	8			Store3	No			
Reserv	<u>vation</u>	Stations	<u>S</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	2	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	3	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loop	)
Regist	er res	<u>ult statu</u>	<u>s</u>									
Cloc	k	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
12		64	Qi	Load3		Mult2						

Instruc	ction s	tatus_				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	F4	F0	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	Mult	:1
MULTI	F4	F0	F2	2	7			Store2	Yes	72	Mult	2
SD	F4	0	R1	2	8			Store3	No			
Reserv	<u>vation</u>	Stations	<u>S</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	1	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	2	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loop	)
Regist	er res	<u>ult statu</u>	<u>s</u>									
Cloc	k	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
13		64	Qi	Load3		Mult2						

Instruc	tion s	tatus				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	F4	F0	F2	1	2	14		Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	Mult	1
MULTI	F4	F0	F2	2	7			Store2	Yes	72	Mult	2
SD	F4	0	R1	2	8			Store3	No			
Reserv	<u>vation</u>	Stations	<u>}</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	1	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loop	)
Regist	er res	<u>ult statu</u>	<u>s</u>									
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		<i>F</i> 30
14		64	Qi	Load3		Mult2						

Mult1 completing; what is waiting for it?

Instruc	ction s	tatus				Execution	Write					
Instruc	tion	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(F
MULTI	F4	F0	F2	2	7	15		Store2	Yes	72	Mult	2
SD	F4	0	R1	2	8			Store3	No			
Reserv	<u>vation</u>	Stations	<u> </u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	No						SUBI	R1	R1	#8
	0	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loop	)
Regist	er res	ult statu	<u>s</u>									
Cloc	k	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
15		64	Qi	Load3		Mult2						

Mult2 completing; what is waiting for it?

Instruc	tion s	tatus				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy Addr		ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	M(80	0)*R(F
MULTI	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(72	2)*R(72
SD	F4	0	R1	2	8			Store3	No			
Reserv	vation	Stations	<u> </u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loop	)
Regist	Register result status											
Cloc	k	R1		F0	F2	F4	F6	F8	F10	<i>F</i> 12		F30
16		64	Qi	Load3		Mult1						

Instruc	tion s	tatus_				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy Addr		ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	M(80	0)*R(F;
MULTI	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(72	2)*R(72
SD	F4	0	R1	2	8			Store3	Yes	64	Mult	:1
Reserv	Reservation Stations		<u>S</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ R1		Loop	)
Regist	Register result status		<u>s</u>									
Cloc	Clock			F0	F2	F4	F6	F8	F10	F12		F30
17		64	Qi	Load3		Mult1						

Instruc	ction s	tatus_				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	lF4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18		Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(F:
MULT	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(72
SD	F4	0	R1	2	8			Store3	Yes	64	Mult	:1
Reserv	Reservation Stations		<u> </u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ R1		Loo	C
Regist	Register result status											
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		F30
18		56	Qi	Load3		Mult1						

Instruc	ction s	tatus				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy Addr		ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	No			
MULTI	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(72	2)*R(72
SD	F4	0	R1	2	8			Store3	Yes	64	Mult	1
Reserv	<u>vation</u>	Stations	<u>S</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loop	
Regist	Register result status											
Cloc	k	R1		F0	F2	F4	F6	F8	F10	<i>F</i> 12		F30
19		56	Qi	Load3		Mult1						

Instruc	ction s	tatus_				Execution	Write					
Instruc	truction j k		k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	No			
MULT	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(72
SD	F4	0	R1	2	8	20		Store3	Yes	64	Mult	:1
Reserv	Reservation Stations		<u> </u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ R1		Loo	)
Regist	Register result status											
Cloc	k	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
20		56	Qi	Load3		Mult1						

Instruc	ction s	tatus				Execution	Write					
Instruc	ction	j	k	iteration	Issue	complete	Result		Busy Addr		ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULTI	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	No			
MULTI	F4	F0	F2	2	7	15	16	Store2	No			
SD	F4	0	R1	2	8	20	21	Store3	Yes	64	Mult	1
Reserv	Reservation Stations		<u>S</u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loop	
Regist	Register result status											
Cloc	k	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
21		56	Qi	Load3		Mult1						

### **Tomasulo Summary**

- Advantages
  - prevents registers from being the bottleneck
  - eliminates WAR, WAW hazards
  - allows loop unrolling in HW
  - common data bus (CDB) broadcasts results to multiple instructions
- Disadvantages
  - hardware complexity
  - performance limited by associative stores required from CDB to reservation stations
  - performance limited by CDB bandwidth (CDB = bottleneck)
- Lasting Contributions
  - dynamic scheduling
  - register renaming
  - load/store disambiguation
- Original Tomasulo implementation was on IBM 360/91
  - famous modern descendants: Pentiums, PowerPCs, MIPS R10000,...

# Notes

- See Tomasulo simulations at our Additional Resources page
  - webHase Tomasulo Simulation
  - McGill University Tomasulo Simulation