### What is \*Computer Architecture\*

Computer Architecture = Instruction Set Architecture + Organization + Hardware + ... The Instruction Set: a Critical Interface software instruction set hardware

# What is "Computer Architecture"

```
Computer Architecture =

Instruction Set Architecture +

Machine Organization (e.g.,

Pipelining, Memory Hierarchy,

Storage systems, etc)

Or Unconventional Organization
```


IBM 360 (minicomputer, mainframe, supercomputer)
Intel X86 vs. ARM vs. Nanoprocessors


# Computer Architecture Topics - Processors

### Input/Output and Storage RAID Disks, Tape performance, reliability Interleaving DRAM **Bus protocols** Bandwidth, Memory L2 Cache Latency Hierarchy L1 Cache Addressing **VLSI** Instruction Set Architecture/ Pipelining, Hazard Resolution, Instruction Superscalar, Reordering, Level Parallelism Branch Prediction, VLIW, Vector

Advanced
CMOS multi-cores
&Nano proc.?

2013





# Scaling




Figure courtesy of Intel; Copyright – Baskaran Ganesan, Intel Higher Education Program

### **Introduction and Design Principals**


new set of architecture called RISC "Reduced Instruction Set Computer" in 1980s.

- RISC focused the designers on two performance techniques:
- 1- Appling of instruction level parallelism using:
- a) Pipelining.
- b) Multiple instruction issue.

- 2- Use of cache "simple then complex optimizations"
- This growth led to the dominance of microprocessor based computers:
- Workstations and PCs.
- Minicomputers "traditionally made from off-the shelf logic or from gate arrays" have been replaced by servers made using microprocessors.
- Mainframes replaced with multiprocessors "small number".
- Supercomputers being built with collections of microprocessors.
- These improvements made modern X86 processors consist of a unit to decode X86 instructions and maps them to be executed on a RISC style pipelined processors.

### **Computer History:**


- In 1960 large mainframes stored in computer rooms.
- In 1970 minicomputer birth for scientific use.
- In 1980 rise of desktop computers.
- In 1990 saw the emergence of the internet and the World Wide Web.




Name	Signification	Transistor count	Number of gates
SSI	small-scale integration	1 to 10	about 10 gates
MSI	medium-scale integration	10 to 500	less than 100 gates
LSI	large-scale integration	500 to 20 000	more than 100gates
VLSI	very large-scale integration	20 000 to 1 000 000	more than 1000 gates

### Two types of architecture:

- Harvard: used for control circuits (as PLC and PIC microcontroller).



- Von-Neumann: used in computers.



- Changes in computers use have led to three different computing markets depending on "applications, requirements, and computing technologies":

### 1- Desktop computers:

- First largest market and still.
- Optimize price-performance.

#### Performance:

- a) Compute performance.
- b) Graphics performance.
- PCs focused on clock rate to measure the performance, which lead to poor decisions.

#### 2- Servers:

- Provide larger scale and computing services.
- Internet growth leads to the need of accelerated improvements in server's performance, which replaced the traditional mainframes.

#### Servers characteristics:

### 1- Availability:

The system effectively provide a service by maintain availability using redundancy "availability not mean that the system never fails"

#### 2- Scalability:

Scale up the computing capacity, the memory, the storage, and the I/O bandwidth of a server.

#### 3- Efficient throughput:

The overall performance, which determined by how many requests can be handled in a unit time.

#### 3- Embedded computers:

In: microwaves, washing machines, printers, cell phones (mobiles), network switches, cars, smart cards, video games, ect....

Embedded systems requirements:

- Real time performance.
- Minimize memory (code size).
- Minimize power.

- In the past computer architecture often referred to instruction set design. Now a day it is referred to:

### 1- Organization:

- Memory.
- Bus structure
- Design of the internal CPU.

#### 2- Hardware:

- Detailed logic design.
- Packaging technology.
- 3- Instruction set design.

- Computer architects must consider:
  - 1- Functional requirements.
  - 2- Price
  - 3- Power
  - 4- Performance

 Price is what you sell a finished good for. Cost is the amount spent to produce it including overhead. Lecture 2: Wafers and Dies and Computer Performance


### Performance and Cost

- Purchasing perspective
  - given a collection of machines, which has the
    - best performance?
    - least cost ?
    - best performance / cost ?
- Design perspective
  - faced with design options, which has the
    - best performance improvement ?
    - least cost ?
    - best performance / cost ?
- Both require
  - basis for comparison
  - metric for evaluation
- Our goal is to understand cost & performance implications of architectural choices


# Building Computer Chips : Cost & Timing

- Complex multi-step process
  - Slice ingots into wafers
  - Process wafers into patterned wafers
  - Dice patterned wafers into dies
  - Test dies, select good dies
  - Bond to package
  - Test parts
  - Ship to customers and make money


## Die








## Building Computer Chips: Cost



### Integrated Circuits Costs



$$\left\{ \begin{array}{c} \underline{\text{Defects\_per\_unit\_area * Die\_Area}} \\ \alpha \end{array} \right\}^{-\alpha}$$

Die Cost goes roughly with die area<sup>4</sup>

### Wafer and IC's

- Cost of integrated circuit depends on its Volume.
- IC made using a wafer which tested and chopped into dies that are packaged.
- Cost of IC = cost of the die +cost of test die +cost of packaging

  Final test yield

- Cost of Die = 
$$\frac{\text{Cost of wafer}}{\text{Dies per wafer} \times \text{Die yield}}$$

- Dies per wafer = 
$$\frac{\pi \times (\text{Wafer dimeter/2})^2}{\text{Die area}} - \frac{\pi \times \text{Wafer diameter}}{\sqrt{2 \times \text{Die area}}}$$

- Note:
- 1. The first part of the previous equation is the ratio of wafer area to die area.
- 2. The second part of the previous equation is **to eliminate circuit boundary.**

### **Example:**

Find the number of dies per 30cm wafer for a die that is 0.7cm on a side.

Die area = 
$$0.7 \times 0.7 = 0.49 \text{ cm}^2$$

Die per wafer = 
$$\frac{\pi (30/2)^2}{0.49} - \frac{\pi \times 30}{\sqrt{2 \times 0.49}} = 1347$$

- Last example gives the maximum number of dies per wafer.

- So we need die yield, which is the percentage of good dies on a wafer.
- Assuming defects are randomly distributed:

Die yield = Wafer yield 
$$\left(1 + \frac{\text{Defectes per unit area} \times \text{Die area}}{\alpha}\right)^{-\alpha}$$

- Where wafer yield is 100 %.
- In 2001 defects per unit where between 0.4 and 0.8 per cm<sup>2</sup>.
- $\alpha$  is a measure of manufacturing complexity. For today's CMOS processes, a good estimated is  $\alpha$  =4.
- Number of good dies = Dies per wafer \* Die yield

### **Example:**

Find the die yield for dies that are 1cm on a side and 0.7cm on a side, assuming a defect density of 0.6 per cm<sup>2</sup>.

Total dies areas are 1 cm<sup>2</sup> and 0.49 cm<sup>2</sup>

For 1 cm<sup>2</sup> die:

Die yield = 
$$\left(1 + \frac{0.6 \times 1}{4}\right)^{-4} = 0.57$$

For 0.49 cm<sup>2</sup> die:

Die yield = 
$$\left(1 + \frac{0.6 \times 0.49}{4}\right)^{-4} = 0.75$$

\*\*Research and development increase performance

## Real World Examples

	Metal <u>ers wic</u>	Line hth cost		Defect 2 mm <sup>2</sup>		Dies/	Yield	Die Cost
386DX	2	0.90	\$900	1.0	43	360	71%	\$4
486DX23	0.80 \$	\$1200	1.0	81	181	54%	\$12	
PowerPC 602	L 4	0.80	\$1700	1.3	121	115	28%	\$53
HP PA 7100	3	0.80	\$1300	1.0	196	66	27%	\$73
DEC Alpha	3	0.70	\$1500	1.2	234	53	19%	\$149
SuperSPARC	3	0.70	\$1700	1.6	256	48	13%	\$272
Pentium3	0.80	\$1500	1.5	296	40	9%	\$417	

<sup>•</sup> From "Estimating IC Manufacturing Costs," by Linley Gwennap, *Microprocessor Report*, August 2, 1993, p. 15

### Case 1: Wafer 1

Diameter of the wafer = 
$$15 \text{ cm}$$
  
Area of a wafer =  $3.14 \times 7.5 \times 7.5 = 176.625$ 

Number of dies per wafer = 84

Hence, area of 1 die = 
$$\frac{176.625}{84}$$
 = 2.10 cm<sup>2</sup> (2 decimal places)

Yield = 
$$\frac{1}{\left(1 + \text{defects per area} \times \frac{\text{die area}}{2}\right)^2}$$

$$= \frac{1}{\left(1 + 0.02 \times \frac{2.10}{2}\right)^2}$$

$$= \frac{1}{1.021}$$

$$= 0.9794$$

Hence, yield for first wafer = 0.9794

### Case 2: Wafer 2

Diameter of the wafer = 20 cmArea of a wafer =  $3.14 \times 10 \times 10 = 314$ 

Number of dies per wafer = 100

Hence, area of 1 die =  $\frac{314}{100}$  = 3.14 cm<sup>2</sup> (2 decimal places)

Yield = 
$$\frac{1}{\left(1 + \text{defects per area} \times \frac{\text{die area}}{2}\right)^2}$$

$$=\frac{1}{\left(1+0.031\times\frac{3.14}{2}\right)^2}$$

$$=\frac{1}{1.04867}$$

### Die Area and Cost

#### Processor Area:

Die yield = Wafer yield 
$$\times \left(1 + \frac{\text{Defects per unit area} \times \text{Die area}}{\alpha}\right)^{-\alpha}$$

### Example:

Find the die yield for dies that are 1.5 cm on a side and 1.0 cm on a side, assuming a defect density of 0.4 per cm<sup>2</sup> and α is 4.

#### Answer:

The total die areas are 2.25 cm<sup>2</sup> and 1.00 cm<sup>2</sup>. For the larger die, the yield is

Die yield = 
$$\left(1 + \frac{0.4 \times 2.25}{4.0}\right)^{-4} = 0.44$$

For the smaller die, it is Die yield = 
$$\left(1 + \frac{0.4 \times 1.00}{4.0}\right)^{-4} = 0.68$$

That is, less than half of all the large die are good but more than twothirds of the small die are good.

## Define and quantity dependability

- Module reliability = measure of continuous service accomplishment (or time to failure).
   2 metrics
  - Mean Time To Failure (MTTF) measures Reliability
  - Failures In Time (F/T) = 1/MTTF, the rate of failures
    - Traditionally reported as failures per billion hours of operation
- ♦ *Mean Time To Repair* (*MTTR*) measures Service Interruption
  - Mean Time Between Failures (MTBF) = MTTF+MTTR
- Module availability (MA) measures service as alternate between the 2 states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
  - Module availability MA = MTTF / (MTTF + MTTR)

# Example calculating reliability

- If modules have exponentially distributed lifetimes (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller (0.5M hour MTTF), and 1 power supply (0.2M hour MTTF):

FailureRate =

MTTF =

### PERFORMANCE:

- -A desktop is faster when a program runs in less time. ((Execution time: time between start and complete event))
- -A large server is faster when it completes more jobs in an hour. ((Through put))
- -If X faster than Y by N.
- $\rightarrow$ Execution time Y / Execution time X=N
- $\rightarrow$ N=(1/performance Y)/(1/performance X)
- =performance X/performance Y

- \* Increases performance decreases execution time.
- \_ Execution time (response time, elapsed time): this is the latency to complete a task, including disk access, memory access, input\output activities, operating system over head
- \* CPU time can be divided into:
- \_User CPU time: CPU time spent in the program
- \_System CPU time: CPU time spent in the operating system tasks requested by the program.
- \* System performance: the elapsed time on an unloaded system.
- \* CPU performance: user CPU time an unloaded system.

Performance evaluation:

\_Using programs benchmarks to evaluate the performance

\_SPEC (Standard Performance Evaluation Corporation)
Create standardized benchmark application suites. To deliver better benchmarks for workstations.

- 1- Desktop benchmarks.
- 2- Server benchmarks.
- 3- Embedded benchmarks.

# Timing is also Important: Performance vs. Design Time

- Time to market is critically important
- E.g., a new design may take 3 years
  - It will be 3 times faster
  - But if technology improves 50%/year
  - In 3 years  $1.5^3 = 3.38$
  - So the new design is worse! (unless it also employs new technology)

### Two notions of Performance

Plane	DC to Paris	Speed	Passengers	Throughput (pmph)	
Boeing 747	6.5 hours	610 mph	470	286,700	
BAD/Sud Concorde	3 hours	1350 mph	132	178,200	

### Which has higher performance?

- ° Time to do the task (Execution Time)
  - execution time, response time, latency
- ° Tasks per day, hour, week, sec, ns. .. (Performance)
  - performance, throughput, bandwidth

Response time and throughput often are in opposition - why?