

#### **Basic Gates & Universal Gates**

IC No	Name	Graphical Symbol	Algebraic Function	Truth Table
7408	AND	А F	F = A • B or F = AB	A B F 0 0 0 0 1 0 1 0 0 1 1 1
7432	OR	A F	F = A + B	A B F 0 0 0 0 1 1 1 0 1 1 1 1
7404	NOT	A — F	$F = \overline{A}$ or $F = A'$	A F 0 1 1 0
7400	NAND	A	$F = \overline{AB}$	A B F 0 0 1 0 1 1 1 0 1 1 1 0
7402	NOR	A F	$F = \overline{A + B}$	A B F 0 0 1 0 1 0 1 0 0 1 1 0
7486	XOR	A B	$\mathbf{F} = \mathbf{A} \oplus \mathbf{B}$	A B F 0 0 0 0 1 1 1 0 1 1 1 0

#### **BCD to 7- Segment Decoder Circuit**




### 2 - 4 Decoder




## **Truth Table**

42	Inputs	20		Out	puts	
EN	A	В	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Yo
0	×	×	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

# **Circuit Diagram**




#### 4 - 2 Encoder




#### **Truth Table**

Inputs			Outputs		
Y3	Y2	Y1	Y0	A1	A0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


### 4 - 2 Encoder Circuit



## 4 - 2 Priority Encoder Circuit




## 4 x 1 Multiplexer




### **Truth Table**

Selection	Output	
S1	S0	Υ
0	0	
0	1	
1	0	
1	1	


# 4 x 1 Multiplexer Circuit




#### 




#### 





#### 




#### 








#### 2 - 4 Decoder IC



#### 3 - 8 Encoder IC



### 4 x 1 Multiplexer IC

