

# Module III

# Machine Language

**Dr. Arijit Roy**  
**Computer Science and Engineering Group**  
**Indian Institute of Information Technology Sri City**

# Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

# Address Computation Instruction

- `leaq Src, Dst`
  - Src is address mode expression
  - Set Dst (must be a register) to address (**Effective address**) denoted by expression

Only `leaq` has no other variant, rather we can consider it as a variant of `movq` instruction

`leaq S,D //D ← &S; Load effective address`

- Uses
  - Computing addresses without a memory reference
    - E.g., translation of `p = &x[i];`
  - Computing arithmetic expressions of the form  $x + k*y$ 
    - $k = 1, 2, 4, \text{ or } 8$

Operations are divided in to four groups – load effective address, unary, binary, and shift

- Example

```
long m12(long x)
{
    return x*12;
}
```

Compilers often find clever uses of `leaq` that have nothing to do with effective address computations. The destination operand must be a register.

Converted to ASM by compiler:

```
leaq (%rdi,%rdi,2), %rax # t ← x+x*2
salq $2, %rax           # return t<<2
```

# Some Arithmetic Operations

- One Operand Instructions

incq	Dest	$\text{Dest} = \text{Dest} + 1$
decq	Dest	$\text{Dest} = \text{Dest} - 1$
negq	Dest	$\text{Dest} = -\text{Dest}$
notq	Dest	$\text{Dest} = \sim\text{Dest}$

Unary

- See book for more instructions

# Some Arithmetic Operations

- Two Operand Instructions:

Format

Computation

addq	Src, Dest	$\text{Dest} = \text{Dest} + \text{Src}$	Add
subq	Src, Dest	$\text{Dest} = \text{Dest} - \text{Src}$	Subtract
imulq	Src, Dest	$\text{Dest} = \text{Dest} * \text{Src}$	Multiply
salq	Src, Dest	$\text{Dest} = \text{Dest} \ll \text{Src}$	Left shift
sarq	Src, Dest	$\text{Dest} = \text{Dest} \gg \text{Src}$	Arithmetic right shift
shrq	Src, Dest	$\text{Dest} = \text{Dest} \gg \text{Src}$	Logical right shift
xorq	Src, Dest	$\text{Dest} = \text{Dest} \wedge \text{Src}$	Exclusive-or
andq	Src, Dest	$\text{Dest} = \text{Dest} \& \text{Src}$	And
orq	Src, Dest	$\text{Dest} = \text{Dest}   \text{Src}$	OR

Binary

- Watch out for argument order!
- No distinction between signed and unsigned int (why?)

# Shift

- Both arithmetic and logical right shifts are possible
- The different shift instructions can specify the shift amount either as an immediate value or with the single-byte register %cl. (These instructions are unusual in only allowing this specific register as the operand.)
- With x86-64, a shift instruction operating on data values that are  $w$  bits long determines the shift amount from the low-order  $m$  bits of register %cl, where  $2^m = w$ . The higher-order bits are ignored.
- So, for example, when register %cl has hexadecimal value 0xFF, then instruction **salb** would shift by 7, while **salw** would shift by 15, **sall** would shift by 31, and **salq** would shift by 63.

# Arithmetic Expression Example

(a) C code

```
long arith(long x, long y, long z)
{
    long t1 = x ^ y;
    long t2 = z * 48;
    long t3 = t1 & 0x0F0F0F0F;
    long t4 = t2 - t3;
    return t4;
}
```

(b) Assembly code

```
    long arith(long x, long y, long z)
    x in %rdi, y in %rsi, z in %rdx
1   arith:
2       xorq    %rsi, %rdi           t1 = x ^ y
3       leaq    (%rdx,%rdx,2), %rax   3*z
4       salq    $4, %rax             t2 = 16 * (3*z) = 48*z
5       andl    $252645135, %edi     t3 = t1 & 0x0F0F0F0F
6       subq    %rdi, %rax           Return t2 - t3
7       ret
```

Figure 3.11 C and assembly code for arithmetic function.

# Special Arithmetic Operations

Multiplying two 64-bit signed or unsigned integers can yield a product that requires 128 bits to represent. The x86-64 instruction set provides limited support for operations involving 128-bit (16-byte) numbers.

The `imulq` instruction has two different forms. One form, serves as a “two operand”

multiply instruction, generating a 64-bit product from two 64-bit operands. The other version is given below:

Instruction		Effect	Description
<code>imulq</code>	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Signed full multiply
<code>mulq</code>	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Unsigned full multiply
<code>cqto</code>		$R[\%rdx]:R[\%rax] \leftarrow \text{SignExtend}(R[\%rax])$	Convert to oct word
<code>idivq</code>	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Signed divide
<code>divq</code>	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Unsigned divide

**Figure 3.12** Special arithmetic operations. These operations provide full 128-bit multiplication and division, for both signed and unsigned numbers. The pair of registers `%rdx` and `%rax` are viewed as forming a single 128-bit oct word.



# Why separate instructions for signed multiplication and division?

Addition and subtraction are the same, as is the low-half of a multiply. A full multiply, however, is not. Simple example:

In 32-bit twos-complement, -1 has the same representation as the unsigned quantity  $2^{32} - 1$ . However:

$$\begin{aligned} -1 * -1 &= +1 \\ (2^{32} - 1) * (2^{32} - 1) &= (2^{64} - 2^{33} + 1) \end{aligned}$$

# Machine Programming I: Summary

- History of Intel processors and architectures
  - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
  - New forms of visible state: program counter, registers, ...
  - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers, operands, move
  - The x86-64 move instructions cover wide range of data movement forms
- Arithmetic
  - C compiler will figure out different instruction combinations to carry out computation