









# Basic Gates & Universal Gates

| IC No | Name | Graphical Symbol  | Algebraic Function                   | Truth Table  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|-------|------|---|--------------------------------------|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 7408  | AND  |    | $F = A \bullet B$<br>or<br>$F = AB$  | <table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> | A | B | F | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| A     | B    | F   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 0    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 1    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 0    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 1    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 7432  | OR   |    | $F = A + B$                          | <table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> | A | B | F | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| A     | B    | F   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 0    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 1    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 0    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 1    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 7404  | NOT  |    | $F = \overline{A}$<br>or<br>$F = A'$ | <table><tr><th>A</th><th>F</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>   | A | F | 0 | 1 | 1 | 0 |   |   |   |   |   |   |   |   |   |
| A     | F    |   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 1    |   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 0    |   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 7400  | NAND |    | $F = \overline{AB}$                  | <table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> | A | B | F | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| A     | B    | F   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 0    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 1    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 0    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 1    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 7402  | NOR  |  | $F = \overline{A + B}$               | <table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> | A | B | F | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| A     | B    | F   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 0    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 1    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 0    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 1    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 7486  | XOR  |  | $F = A \oplus B$                     | <table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> | A | B | F | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| A     | B    | F   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 0    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0     | 1    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 0    | 1   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     | 1    | 0   |                                      |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

# BCD to 7- Segment Decoder Circuit




## 2 - 4 Decoder




# Truth Table

| Inputs |   |   | Outputs        |                |                |                |
|--------|---|---|----------------|----------------|----------------|----------------|
| EN     | A | B | Y <sub>3</sub> | Y <sub>2</sub> | Y <sub>1</sub> | Y <sub>0</sub> |
| 0      | × | × | 0              | 0              | 0              | 0              |
| 1      | 0 | 0 | 0              | 0              | 0              | 1              |
| 1      | 0 | 1 | 0              | 0              | 1              | 0              |
| 1      | 1 | 0 | 0              | 1              | 0              | 0              |
| 1      | 1 | 1 | 1              | 0              | 0              | 0              |

# Circuit Diagram




## 4 - 2 Encoder



# Truth Table


| Inputs |    |    |    | Outputs |    |
|--------|----|----|----|---------|----|
| Y3     | Y2 | Y1 | Y0 | A1      | A0 |
| 0      | 0  | 0  | 1  | 0       | 0  |
| 0      | 0  | 1  | 0  | 0       | 1  |
| 0      | 1  | 0  | 0  | 1       | 0  |
| 1      | 0  | 0  | 0  | 1       | 1  |

## 4 - 2 Encoder Circuit






## 4 - 2 Priority Encoder Circuit




# 4 x 1 Multiplexer




# Truth Table

| Selection Lines |    | Output |
|-----------------|----|--------|
| S1              | S0 | Y      |
| 0               | 0  |        |
| 0               | 1  |        |
| 1               | 0  |        |
| 1               | 1  |        |


# 4 x 1 Multiplexer Circuit




## 7408




## 7404




## 7402




## 7432




## 7400




## 7486



## 2 - 4 Decoder IC



## 3 - 8 Encoder IC



## 4 x 1 Multiplexer IC

