Skip to content
View AposKonti's full-sized avatar
🦾
🦾

Block or report AposKonti

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AposKonti/README.md
  • 👋 Hi, I’m Apostols Kontarinis
  • 👀 I’m interested in Hardware Design, Hardware Security, Cybersecurity

Top Langs

Pinned Loading

  1. AposKonti AposKonti Public

    Config files for my GitHub profile.

  2. Full-Custom-VLSI-Design Full-Custom-VLSI-Design Public

    Full custom VLSI design of a Matrix ALU

    SourcePawn

  3. Decryption-Module Decryption-Module Public

    Decryption Module v1.0

    Verilog

  4. Simple-DES-Verilog Simple-DES-Verilog Public

    A hardware implementation of the S-DES algorithm using Verilog HDL

    Verilog

  5. VLSI-Cadence-Virtuoso-Lab VLSI-Cadence-Virtuoso-Lab Public

    University Lab Project