## [Exercise 1] Image Convolution in Assembly

A digital image is a two-dimensional array (a matrix) of pixels, where each pixel is characterized by its position in the image (row, column) and its value  $P_{row,column}$ .

Linear image processing operations such as blurring and edge detection are usually performed by *convolving* the entire image with a small square matrix called *kernel*. Depending on the values of kernel elements, different effects may be obtained in the final image. Image convolution for a kernel of size  $3 \times 3$  is illustrated in Figures 1 and 2. It is performed by taking sub-images of the same dimension as the kernel, convolving them with the kernel, and replacing the value of the center pixel of each sub-image with the corresponding convolution result:

- Figure 1: convolution between a sub-image centered around pixel  $P_{1,3}$ , and a kernel. The result of the convolution replaces the old value of pixel  $P_{1,3}$  in the final image.
- Figure 2: convolution between a sub-image centered around pixel  $P_{1,7}$ , and the kernel. The result of the convolution replaces the old value of pixel  $P_{1,7}$  in the final image. Note that all the pixels beyond the image boundaries (pixels that do not exist in the image) are assumed to have a value equal to zero.




Figure 1: Convolution applied to the image pixel  $P_{1,3}$ .

The convolution between two square matrices having the same dimensions  $n \times n$  is calculated as follows:

$$\begin{bmatrix} A_{0,0} & A_{0,1} & \dots & A_{0,n-1} \\ A_{1,0} & A_{1,1} & \dots & A_{1,n-1} \\ \dots & \dots & \dots & \dots \\ A_{n-1,0} & A_{n-1,1} & \dots & A_{n-1,n-1} \end{bmatrix} \circledast \begin{bmatrix} B_{0,0} & B_{0,1} & \dots & B_{0,n-1} \\ B_{1,0} & B_{1,1} & \dots & B_{1,n-1} \\ \dots & \dots & \dots & \dots \\ B_{n-1,0} & B_{n-1,1} & \dots & B_{n-1,n-1} \end{bmatrix} = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} A_{i,j} \cdot B_{i,j}$$




Figure 2: Convolution applied to the image pixel  $P_{1,7}$ .

For example, convolution between a sub-image and a kernel of size  $3 \times 3$  equals:

$$\begin{bmatrix} 34 & 54 & 0 \\ 52 & 97 & 0 \\ 94 & 129 & 0 \end{bmatrix} \circledast \begin{bmatrix} 0 & 1 & 0 \\ 1 & -4 & 1 \\ 0 & 1 & 0 \end{bmatrix}$$
$$= (34 \cdot 0 + 54 \cdot 1 + 0 \cdot 0) + [52 \cdot 1 + 97 \cdot (-4) + 0 \cdot 1] + (94 \cdot 0 + 129 \cdot 1 + 0 \cdot 0) = -153.$$




Figure 3: Example of the effects of the convolution: (a) input image and (b) image after convolution with a  $3 \times 3$  kernel given above.

In this exercise, you are required to write an assembly program that performs convolution between an input image, starting from the memory address IMAGE\_IN, and a kernel, starting from the memory address KERNEL. The resulting image has the same size and memory layout as the input image and should be stored in memory starting from the address IMAGE\_OUT. Images have ROWS rows and COLS columns. Kernel matrix has KERNEL\_SIZE rows and the same number of columns. KERNEL\_SIZE is an odd number, while ROWS and COLS are both a power of two.

An image is represented as a two-dimensional array of 8-bit signed integers. Each pixel is identified by its row and its column. The memory layout of the image having ROWS

rows and COLS columns is shown in Figure 4. In this figure, values inside rectangles are the offsets of the corresponding image pixels with respect to the beginning of the IMAGE\_IN array in memory. For example, the pixel at (row, column) = (0, 0) is stored at address IMAGE\_IN, the pixel at (row, column) = (0, 1) at address IMAGE\_IN+1, the pixel at (row, column) = (1, 0) at address IMAGE\_IN+COLS, etc.




Figure 4: Memory layout of images and kernel.

A kernel is stored following the same data layout in memory. Kernel elements are 8-bit numbers. You may assume that IMAGE\_IN, IMAGE\_OUT, KERNEL, KERNEL\_SIZE, ROWS, and COLS are all defined as constants (.equ) at the beginning of the program, and that the input image and the kernel are already initialized in memory.

## **Instructions:**

- Depending on the question, you may be allowed to use load-byte and storebyte instructions, or you may have to use only load-word and store-word instructions. This is one more reason to **read each question carefully.**
- You are **NOT** allowed to use any multiplication instruction.
- Your code should conform to the assembly coding conventions.
- **a)** The convolution between a sub-image and the kernel, to produce a value of the output image pixel at the coordinates (out\_row, out\_col), can be calculated by using the following pseudo-code:

```
conv = 0;
for (ker_row = 0; ker_row < KERNEL_SIZE; ker_row++) {
  for (ker_col = 0; ker_col < KERNEL_SIZE; ker_col++) {
    in_row = out_row + ker_row - (KERNEL_SIZE - 1) / 2;
    in_col = out_col + ker_col - (KERNEL_SIZE - 1) / 2;
    if pixel coordinates within image boundary:
        in_pixel = in_image(in_row, in_col);
    else</pre>
```


```
in_pixel = 0;
conv = conv + in_pixel * kernel(ker_row, ker_col);

conv = conv + in_pixel * kernel(ker_row, ker_col);
```

Write the function <code>get\_image\_value</code> that takes the coordinates of the output pixel, <code>out\_row</code> and <code>out\_col</code>, of the current kernel coefficient, <code>ker\_row</code>, <code>ker\_col</code>, and retrieves the corresponding pixel from the input image (sign-extended). That is, the function should implement the functionality of lines 4–9 in the above pseudo-code. When writing this function, <code>you</code> are allowed to use the load-byte instructions. Additionally, you may also assume to have available constants <code>LOG2ROWS</code> and <code>LOG2COLS</code>, equal to  $\log_2(ROWS)$  and  $\log_2(COLS)$ , respectively. They should enable computing the memory address of the image pixel without using any multiplication instruction (since their use is not allowed). Inputs and output of <code>get\_image\_value</code> are defined as follows:

		31 16	15 0
	a0	ignored	out_row
Inputs:		31 16	15 0
	a1	ignored	out_col
		31 16	15 0
	a2	ignored	ker_row
	3	31 16	15 0
	a3 [	ignored	ker_col
		31	87 0
Output:	a0 [	pixel[7]	87 0 pixel

**b)** Write the function update\_image that takes the coordinates of the output pixel, out\_row and out\_col, the result of the convolution, and updates the corresponding pixel in the output image. In other words, the function implements the pseudo-code line 13. When writing this function, **you are allowed** to use the store-byte instructions. The function has no return value; its inputs are defined as follows:



c) Write the function <code>get\_kernel\_value</code> that takes the memory offset of a kernel element and returns its value. For example, if <code>offset=2</code>, the function returns the value of the kernel element at address <code>KERNEL+2</code>. Here, you are NOT allowed to use the load-byte instructions. Instead, you have to use the load-word instructions. Assume little-endian byte order. Note that <code>KERNEL</code> may not be aligned on a word boundary. The input and the output of <code>get\_kernel\_value</code> are defined as follows:

	3	1 16	5 15 0	
Input:	a0	ignored	offset	
	3:	l	8.7 0	
Output:	a0	0	kernel el.	

**d)** Write the function <code>convolution</code> that generates the entire output image. You can assume a function <code>kernel\_conv</code> is available, which performs a full convolution to compute one output pixel. Essentially, this function performs the functionality of the entire pseudo-code. The function <code>kernel\_conv</code> has no return value; its inputs are defined as follows:

	31		16 15	5	0
	a0	ignored		out_row	
Inputs:	31		16 15	5	0
	a1	ignored		out_col	

The function convolution should call kernel\_conv for each output pixel; it takes no input arguments and has no return values.

**e)** Assume now that the kernel elements use the 8-bit encoding described in Figure 5. Such encoding can represent zero or power-of-two positive and negative values. As a consequence, multiplication of an 8-bit signed pixel by a kernel element only requires shifts, sign-inversions, and zeroing.

Implement the function mult that performs multiplication of an 8-bit signed integer (image pixel), sign-extended on 32 bits, with an encoded 8-bit kernel element. The result is an 8-bit signed integer; ignore any overflows or underflows. Inputs and output of mult are defined as follows:




Figure 5: Encoding used for the kernel elements.

## [Exercise 2] Encryption in Assembly

Consider the encryption algorithm shown in Figure 6. It takes a 32-bit input word  $W_{IN}$  and an array of keys  $K_i$ ,  $0 \le i < N_K$ , to produce a 32-bit encrypted word  $W_{OUT}$  after  $N_K$  iterations.




Figure 6: Encryption of one 32-bit word.  $L_i$  and  $R_i$  denote the upper 16 bits (the left part) and the lower 16 bits (the right part) of the 32-bit word  $W_i$ . The input word  $W_{IN}$  is considered encrypted after  $N_K$  cycles of computation, where  $N_K$  is the number of 32-bit keys. The result  $W_{OUT}$  is therefore equal to  $W_N$ . XOR stands for exclusive-or.

The function f(R, K) is defined as follows:

$$f(R,K) = (0x0000 \& R) + (0x0000 \& K_{23..16} \& K_{7..0})$$

where & denotes the binary concatenation operator (as in Verilog) and  $K_{m..n}$  selects bits m downto n of K (equivalent to K[m:n] in Verilog). Note that the input R is on 16 bits, K is on 32 bits, and the function returns a 32-bit value.

For example, given  $N_K$  = 4,  $K_0$  = 0×33221100,  $K_1$  = 0×77665544,  $K_2$  = 0×BBAA9988, and  $K_3$  = 0×FFEEDDCC, and for  $W_{IN}$  = 0×12345678, the algorithm proceeds as follows:


i	$W_{i-1}$	$L_{i-1}$	$R_{i-1}$	$K_{i-1}$	f(R,K)	$W_i = R_{i-1} & &$
						$(f(R,K)_{150} \;\;\;  exttt{XOR}$
						$L_{i-1}$ )
1	0x12345678	0x1234	0x5678	0x33221100	0x5678 +	0x5678 &
					0x2200 =	0x6A4C =
					0x00007878	0x56786A4C
2	0x56786A4C	0x5678	0x6A4C	0x77665544	0x6A4C +	0x6A4C &
					0x6644 =	0x86E8 =
					0x0000D090	0x6A4C86E8
3	0x6A4C86E8	0x6A4C	0x86E8	0xBBAA9988	0x86E8 +	0x86E8 &
					0xAA88 =	0x5B3C =
					0x00013170	0x86E85B3C
4	0x86E85B3C	0x86E8	0x5B3C	0xFFEEDDCC	0x5B3C +	0x5B3C &
					0xEECC =	0xCCE0 =
					0x00014A08	0x5B3CCCE0

and eventually returns  $W_{OUT} = W_4 = 0 \times 5 \text{B3CCCE0}$ .

In this exercise, you are to write an assembly program that reads an array of 8-bit ASCII chars in groups of four, i.e., **word by word**, encrypts every loaded word, and stores the result to memory, which is **byte addressed**. You may assume that the number of chars in the array is a multiple of four.

## **Instructions:**

- To access the memory you are allowed to use **only load-word and store-word** instructions.
- Your code should conform to the assembly coding conventions.
- **a)** Write the function FRK that computes f(R, K). Inputs and output of FRK are defined as follows:



**b)** Write the function ENC\_STEP that calls FRK and performs one iteration of the encryption algorithm. Inputs and output of ENC\_STEP are defined as follows:

		31	16 15	0
	a0	L	R	
Inputs:		31		0
	a1		K	
		31	16 15	0
Output:	a0	R	f(R, K) <sub>150</sub> X	OR L

**c)** Write the function ENC\_WORD that encrypts a single 32-bit word by calling ENC\_STEP  $N_K$  times ( $N_K$  equals the number of 32-bit keys K). Inputs and output of ENC\_WORD are defined as follows:

		31	0
	a0	$W_{_{\mathrm{IN}}}$	
		31	0
Inputs:	a1	KEYS	
		31	0
	a2	$N_{\kappa}$	
		31	0
Output:	a0	W <sub>out</sub>	


**d)** Write the main function of the encryption program. The program encrypts **word by word** of an array of N\_C 8-bit ASCII chars that starts at the address CHARS\_IN, where CHARS\_IN is word-aligned. The program writes the encrypted words in an output array starting from address CHARS\_OUT, where CHARS\_OUT is also word-aligned. The N\_K 32-bit keys are in memory starting from the address KEYS, which is also word-aligned. You may assume that CHARS\_IN, N\_C, CHARS\_OUT, KEYS, and N\_K are all defined as constants at the beginning of the program, and that the input arrays of chars and keys are already initialized in memory.

**For example**, given the following preamble at the beginning of the code:

```
# number of chars in the input array
.equ N_C 64
# number of keys in the array of keys
.equ N_K 4

.data
# starting address of the array of input chars
CHARS_IN:
...
# starting address of the array of 32-bit keys
KEYS:
...
# starting address of the array of encrypted chars
CHARS_OUT:
...
```

The figure below illustrates a possible state of the memory just before reaching the main function:



**e)** Assuming the memory state shown above and a **big-endian** processor, what is the content of register t 0 after executing the following instruction in RISC-V assembly:

You may use ASCII chars to represent values of individual bytes. Here is an example of the drawing that you should do and fill in:

