Digital Design Using Open-Source tools

Workshop-CANELOS24








Sistemas Digitales

Digital Signal: A signal that represents information as a sequence of discrete values.

In a **binary** system, values are either 0 or 1.



Why Binary?





It comes from the hardware!

- Switching devices
- Ease of distinguishing 2 states












75 years of the MOS transistor





- activated by voltage
- simple geometry
- scalable for mass production









predominant in today's technology













Standard Cells

Given the general structure of synchronous sequential systems, the design can be automated if the delays of the paths are known.




Robust standard cells are designed (analog design), characterizing their delays.





Design flow for digital integrated circuits






Manufacturing process and PDK (Process Design Kit)

Process Design Kit:

A set of specifications detailing what a manufacturer is capable of producing:

- available material layers
- physical and electrical properties
- a set of rules that ensure manufacturability (Design Rule Check or DRC)





IHP SG13G2


Information in https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main

SG13S is a high performance BiCMOS technology with a 0.13 μ m CMOS process. It contains bipolar devices based on SiGe:C npn-HBT's with up to 250 GHz transit frequency (f_T) and 300 GHz maximum oscillation frequency. This process provides 2 gate oxides: A thin gate oxide for the 1.2 V digital logic and a thick oxide for a 3.3 V supply voltage. For both modules NMOS, PMOS and isolated NMOS transistors are offered. Further passive components like poly silicon resistors and MIM capacitors are available. The backend option offers 5 thin AI metal layers, two thick AI metal layers (2 and 3 μ m thick)and a MIM layer.

SG13G2 has the same device portfolio as SG13S but much higher bipolar performance with f_T = 300 GHz and 500 GHz maximum oscillation frequency.

More information in

https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2 os process spec.pdf





Open-Source Simulation

Verilog v/s SystemVerilog

En Verilog...

- en lugar de logic se utilizan dos tipos de datos:
 - wire: para representar cables, conectando módulos o con asignaciones concurrentes.
 - o **reg**: para representar datos guardados, pudiendo inferir FFs, Latches o lógica combinacional.
- no existe la declaración de señales con enum;
- se usa el bloque procedural always en lugar de always_comb y always_ff.

	SystemVerilog	Verilog
Combinacional	always_comb	always @(*)
Secuencial	always_ff @(posedge clock)	always @(posedge clock)

La lista de sensibilidad con '*' representa que reacciona a cambios en cualquier señal.



Ejemplo

```
////// Instantiation Template ////////
     □/*
4
           counterN # (.N(8)) instance name (
               .clk(),
               .rst(),
               .en(),
8
               .counter()
9
      _*/
     module counterN # (parameter N=8) (
14
           input wire clk,
           input wire rst,
16
           input wire en,
           output reg [N-1:0] counter
19
           reg [N-1:0] counter next;
           always @ (posedge clk) begin
               if (rst)
                   counter[N-1:0] <= 0;
24
               else
                   counter[N-1:0] <= counter next[N-1:0];</pre>
           end
           always @ (*) begin
               counter next[N-1:0] = counter[N-1:0];
               if (en)
                   counter next [N-1:0] = counter [N-1:0] + 1;
           end
34
       endmodule
```

```
module counter tb ();
 5
           reg clock, reset;
           wire [3:0] out;
           always #5 clock = ~clock;
9
           initial begin
               $dumpfile("signals.vcd");
               $dumpvars(0, counter tb);
               clock = 0;
14
               reset = 0;
               reset = 1;
               reset = 0;
               #200
               Sfinish:
           end
           counterN #(.N(4)) DUT (
24
               .clk(clock),
               .rst (reset),
               .en(1'b1),
               .counter (out[3:0])
           );
29
       endmodule
```




Synthesis using yosys


 First, navigate to the folder Dia_1 > src, then enter the command yosys.

 Next, use the following command to load the Verilog file. At this step, the linter will let us know if there are any errors in our code.

 Finally, we can run the following command to run the synthesis process.







Simulating using Icarus Verilog

Icarus Verilog allows for generating netlists and simulating Verilog code:

- Source code and testbench .v
- Add to the testbench:

\$dumpfile("signals.vcd") \$dumpvars(0, <testbench name>)

Simulate with:


Dia_1\$ iverilog -o results/abs_dtc src/abs_dtc.v testbenches/tb_abs_dtc.v Dia_1\$ vvp results/abs_dtc > results/abs_dtc.log

Load .vcd file in GTKWave

Dia 1\$ gtkwave results/tb abs dtc.vcd









Practical Exercise

In this exercise, you will implement a simple **Digital Timer Circuit (DTC)** using Verilog. The module provided has the following key components:

Module Description:

- Inputs:
 - dtc in [7:0]: An 8-bit input that acts as the timer threshold.
 - trig: A trigger signal to start the timer.
 - clk: A clock signal for synchronization.
 - rst: A reset signal to initialize or reset the timer.
- Output:
 - dtc out: A signal that is high (1) when the timer is active, and low (0) when it is not.

Behavior:

- When the trig signal goes high, the timer starts counting from zero and the output dtc_out will toggle from high (0) to low
- The timer will continue counting until it reaches the value in dtc in, at which point the output dtc out will toggle from high (1) to low (0).
- The module can be reset at any time using the rst signal, which resets both the counter and output.



Practical Exercise

With the design now complete, the next step is to simulate it and confirm that it functions as expected.

Simulation Instructions:

1. Testbench:

- You will be provided with a pre-written testbench that applies various input values (e.g., dtc_in, trig, clk, rst) to your design.
- The testbench will automatically generate the necessary stimuli for testing your dtc module.

2. Run the Simulation:

Use the provided testbench to simulate your design.

3. Compare with Golden Results:

- After running the simulation, you need to compare your simulation results with the golden results available in the folder Dia_1/results/golden_results.
- Ensure your output matches the golden reference to verify that your design works as expected. 0



Any Questions?