Vivado based UVM learning and development

Final Year Project focussed on learning UVM, and developing simple UVM-based testbenches on system verilog to verify the RISC-V RTL.
Team Members:
Shahjahan
Daniyal Areshia
Muhammad Shaheer