


## **Clock Logic Schematic**

Much thanks to Ben Eater who I followed in creating this project. The NAND gates are from a 74LS00 and the inverters are from a 74LS04.

The timer circuit additionally uses 3 555 chips. One for a timing circuit. Another for debouncing a manual switch. And finally, another to debounce a toggle switch. This logic outputs a single signal







## Select

