| LDA | 0001 | Load Memory > A | 0001 xxxx |
|-----|------|------------------|-----------|
| ADD | 0010 | Add | 0010 xxxx |
| SUB | 0011 | Subtract | 0011 xxxx |
| STA | 0100 | Store A > Memory | 0100 xxxx |
| OUT | 0101 | Output A > Out | 0101 |
| JMP | 0110 | Jump to Address | 0110 xxxx |
| NOP | 0000 | No Operation | 0000 |
| HLT | 1111 | Halt execution | 1111 |

CE - Program Counter Enable CO - Program Counter OUT

JMP - Jump

MI - Memory Address Register IN RI - RAM IN RO - RAM OUT

II - Instruction Register IN IO - Instruction Register OUT

AI - A Register IN AO- A Register OUT

SU - Subtract

EO - SUM Register(ALU) OUT BI - B Register IN OI - Output Register IN

HLT - Halt

 $Based \ on \ https://github.com/space1649/8-bit-SAP-Breadboard-Computer-by-Space-Man \ (but \ heavily \ modified)$

| | | EEP | ROM1 | ı | | | | | | | EEPR | OM2 | | | | | | | | 7bits | | EEPROM HEX ADDR | DATA ROM1 HEX | DATA ROM2 HEX |
|------------------|---------------------------------------|-----|------|----|----------|----|----|----|----|---|------|-----|----|----|----|------|------|---|-------------|-----------|---|--------------------|------------------|------------------|
| | | | | | | | | | | | | | | | | | | | 4 bits | 3 bits | | | | |
| | | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | 07 | 06 | 05 | 04 | 03 | O2 0 | 1 00 | Ī | Instruction | Microtick | | | | |
| | | JMF | HLT | MI | RI | RO | П | 10 | Al | | AO | EO | SU | BI | OI | CE C | 0 | | Opcode | Step | 1 | | | |
| | | | | | | | | | | Ī | | | | | | | | | | | | | | |
| NOP TO | PC OUT to Memory Address IN | | | 1 | | | | | | | | | | | | 1 | | | 0000 | 000 | | 0x0 | 0x20 | 0x2 |
| NOP T1 | RAM OUT to Inst Reg IN + Increment PC | | | | | 1 | 1 | | | | | | | | | 1 | | | 0000 | 001 | | 0x1 | 0xC | 0x4 |
| NOP T2 | | | | | | | | | | | | | | | | | | | 0000 | 010 | | 0x2 | 0x0 | 0x0 |
| NOP T3 | | | | | | | | | | | | | | | | | | | 0000 | 011 | 1 | 0x3 | 0x0 | 0x0 |
| NOP T4 | | | | | | | | | | | | | | | | | | | 0000 | 100 | 1 | 0x4 | 0x0 | 0x0 |
| | | | | | | | | | | | | | | | | | | | | | | | | |
| LDA TO | PC OUT to Memory Address IN | | | 1 | | | | | | | | | | | | 1 | | | 0001 | 000 | 1 | 0x10 | 0x20 | 0x2 |
| LDA T1 | RAM OUT to Inst Reg IN + Increment PC | | | | | 1 | 1 | | | | | | | | | 1 | | | 0001 | 001 | i | 0x11 | 0xC | 0x4 |
| LDA T2 | Ins Reg OUT to Memory Address IN | | | 1 | | | | 1 | | | | | | | | | | | 0001 | 010 | 1 | 0x12 | 0x22 | 0x0 |
| LDA T3 | RAM OUT, Reg A IN | | | | | 1 | | | 1 | | | | | | | | | | 0001 | 011 | i | 0x13 | 0x9 | 0x0 |
| LDA T4 | - | | | | | | | | | | | | | | | | | | 0001 | 100 | 1 | 0x14 | 0x0 | 0x0 |
| | | | | | | | | | | | | | | | | | | | | | Ī | | | |
| ADD TO | PC OUT to Memory Address IN | | | 1 | | | | | | | | | | | | 1 | | | 0010 | 000 | 1 | 0x20 | 0x20 | 0x2 |
| ADD T1 | RAM OUT to Inst Reg IN + Increment PC | | | T | | 1 | 1 | | | | | | | | | 1 | | | 0010 | 001 | 1 | 0x21 | 0xC | 0x4 |
| ADD T2 | Ins Reg OUT,Memory Address IN | | | 1 | | | | 1 | | | | | | | | | | | 0010 | 010 | 1 | 0x22 | 0x22 | 0x0 |
| ADD T3 | RAM OUT, Reg B IN | | 1 | Ť | | 1 | | | | | | | | 1 | | | | | 0010 | 011 | 1 | 0x23 | 0x8 | 0x10 |
| ADD T4 | ALU OUT, Reg A IN | | 1 | 1 | | | | | 1 | | | 1 | | | | | | | 0010 | 100 | 1 | 0x24 | 0x1 | 0x40 |
| | , . 0 | _ | 1 | 1 | | | | | | | | | | | | | | | | | | | | |
| SUB TO | PC OUT to Memory Address IN | | | 1 | | | | | | | | | | | | 1 | | | 0000 | 000 | 1 | 0x30 | 0x20 | 0x2 |
| SUB T1 | RAM OUT to Inst Reg IN + Increment PC | | | 1 | | 1 | 1 | | | | | | | | | 1 | _ | | 0000 | 001 | 1 | 0x31 | 0xC | 0x4 |
| SUB T2 | Ins Reg OUT,Memory Address IN | | + | 1 | | | | 1 | | | | | | | | - | + | | 0011 | 010 | 1 | 0x32 | 0x22 | 0x0 |
| SUB T3 | RAM OUT, Reg B IN | | | 1 | | 1 | | _ | | | | | | 1 | | | _ | | 0011 | 011 | 1 | 0x33 | 0x8 | 0x10 |
| SUB T4 | ALU OUT, Reg A IN,SUBTRACT | | | 1 | | _ | | | 1 | | | 1 | 1 | _ | | | _ | | 0011 | 100 | 1 | 0x34 | 0x1 | 0x60 |
| | | _ | + | + | | | | | _ | | _ | - | _ | | | _ | _ | | | | - | | | |
| STA TO | PC OUT to Memory Address IN | | | 1 | | | | | | | | | | | | 1 | | | 0100 | 000 | 1 | 0x40 | 0x20 | 0x2 |
| STA T1 | RAM OUT to Inst Reg IN + Increment PC | | | 1 | | 1 | 1 | | | | | | | | | 1 | - | | 0100 | 001 | 1 | 0x41 | 0xC | 0x2 0x4 |
| STA T2 | Ins Reg OUT,Memory Address IN | | + | 1 | | - | - | 1 | | | | | | | | - | + | | 0100 | 010 | • | 0x42 | 0x22 | 0x0 |
| STA T3 | A Reg OUT, RAM IN | | + | 1 | 1 | | | 1 | | | 1 | | | | | | _ | | 0100 | 011 | - | 0x42 0x43 | 0x10 | 0x80 |
| STA T4 | A Reg Oo I, NAWIN | | | 1 | 1 | | | | | | 1 | | | | | | - | | 0100 | 100 | 1 | 0x43 0x44 | 0x0 | 0x0 |
| 317(11 | | _ | + | + | | | | | | | | | | | _ | | + | | 0100 | 100 | 4 | OX 1 1 | OAO | OAO |
| OUT TO | PC OUT to Memory Address IN | | | 1 | | | | | | | | | | | | 1 | | | 0101 | 000 | • | 0x50 | 0x20 | 0x2 |
| OUT T1 | RAM OUT to Inst Reg IN + Increment PC | | + | + | | 1 | 1 | | | | | | | | | 1 | + | | 0101 | 001 | ł | 0x50 0x51 | 0x20 0xC | 0x2 0x4 |
| OUT T2 | Reg A OUT, Reg Out IN | | | | | - | - | | | | 1 | | | | 1 | - | + | | 0101 | 010 | 1 | 0x51 0x52 | 0x0 | 0x88 |
| OUT T3 | neg A OO I, neg Out IIV | | + | | | | | | | | 1 | | | | _ | | + | | 0101 | 010 | ł | 0x52 0x53 | 0x0 | 0x0o |
| OUT T4 | | | + | + | | | | | | | 1 | | | | | - | - | | 0101 | 100 | 1 | 0x54 | 0x0 | 0x0 |
| 00114 | | | + | + | | | | | | | | | | | | | + | | 0101 | 100 | | 0,54 | OAO | OAO |
| JMP TO | PC OUT to Memory Address IN | _ | + | 1 | \vdash | | | | | | | | | | | 1 | + | | 0110 | 000 | 1 | 0x60 | 0x20 | 0x2 |
| JMP TO JMP T1 | RAM OUT to Inst Reg IN + Increment PC | | | 1 | | 1 | 1 | | | | | | | | | 1 | | | 0110 | 000 | 1 | 0x60 0x61 | 0x20 0xC | 0x2 0x4 |
| JMP T2 | Ins Reg OUT, J | 1 | + | | | _ | 1 | 1 | | | | | | | | - | _ | | 0110 | 010 | 1 | 0x61 0x62 | 0x82 | 0x4 0x0 |
| JMP T2 JMP T3 | III3 NEg UUT, J | 1 | | | | | | 1 | | | | | | | | | | | 0110 | 010 | 1 | 0x62 0x63 | 0x82 0x0 | 0x0 0x0 |
| JMP T4 | | | + | | | | | | | | | | | | | | + | | 0110 | 100 | ł | 0x63 0x64 | 0x0 0x0 | 0x0 0x0 |
| JIVII 14 | | | + | + | | | | | | | | | | | | | | | 0110 | 100 | - | 0.04 | 0.0 | UNU |
| HLT TO | PC OUT to Memory Address IN | | + | 1 | | | | | | | | | | | | 4 | | | 1111 | 000 | 1 | 0xF0 | 0x20 | 0x2 |
| HLT T1 | RAM OUT to Inst Reg IN + Increment PC | | + | 1 | | 1 | 1 | | | | | | | | | 1 | + | | 1111 | 000 | ł | 0xF0 0xF1 | 0x20 0xC | 0x2 0x4 |
| HLT T2 | Halt OUT | | 1 | | | - | _ | | | | | | | | | - | - | | 1111 | 010 | - | 0xF1 0xF2 | 0xC 0x40 | 0x4 0x0 |
| HLT T3 | Hait OUT | | 1 | | | | | | | | | | | | | | + | | 1111 | 010 | ł | 0xF2 0xF3 | 0x40 0x0 | 0x0 0x0 |
| HLT T4 | | | + | | | | | | | | | | | | | | + | | 1111 | 100 | ł | 0xF3 0xF4 | 0x0 | 0x0 0x0 |
| HET 14 | | | | | | | | | | | | | | | | | | | 1111 | 100 | J | UAI 4 | UAU | UAU |