Generative AI for Chip Design: Stackable Modules

Three main topics: \(^\subseteq LLM4Verilog \ | \bigvelow \ LLM4Validation \ | \taketeq \ LLM4Security

Github: https://github.com/FCHXWH823/LLM4Hardware

Who is the target audience

This collection of training modules is designed for those from relevant backgrounds who want to understand how artificial intelligence is revolutionizing computer chip design. Whether you are a high school student exploring STEM fields, an undergraduate student in EE/CS/CE or any other STEM field, an educator in the relevant fields, a professional chip designer interested in AI applications, these materials will guide you.

The teaching duration for each module is approximately 4 hours.

What you will discover

This project explores the application of large language models (LLMs) in the field of chip design with three main topics:

- LLM4Verilog: Generate functional Verilog modules from design prompts using LLMs.
- LLM4Validation: LLM-generated SystemVerilog assertions, testbench files for hardware validation.
- LLM4Security: LLM-aided detection of hardware security risks.

Featured Modules













