Generative AI for Chip Design: Stackable Modules

Three main topics: → LLM4Verilog | ♥ LLM4Validation | ← LLM4Security

Github: https://github.com/FCHXWH823/LLM4Hardware

Introduction


This project explores the application of large language models (LLMs) in the field of chip design with three main topics:


- LLM4Verilog: Generate functional Verilog modules from design prompts using LLMs.
- LLM4Validation: LLM-generated SystemVerilog assertions, testbench files for hardware validation.
- LLM4Security: LLM-aided detection of hardware security risks.


The teaching duration for each topic is approximately 4 hours.


Featured Modules


F














Repository Statistics

Research Projects

9

10+

Git Submodules

Research Papers

Main Focus Areas