

Generative AI for Chip Design

Three main topics: \(\sumsymbol{LLM4Verilog} \) | \$\bar{\mathbb{I}} \] LLM4Validation | \(\mathbb{Q} \) LLM4Security

Github: https://github.com/FCHXWH823/LLM4Hardware


Introduction


This project explores the application of large language models (LLMs) in the field of chip design with three main topics:


- LLM4Verilog: Generate functional Verilog modules from design prompts using LLMs.
- LLM4Validation: LLM-generated SystemVerilog assertions, testbench files for hardware validation.
- LLM4Security: LLM-aided detection of hardware security risks.


The teaching duration for each topic is approximately 4 hours.


Featured Modules














Repository Statistics

12+
9
10+
5
Research Projects Git Submodules Research Papers Main Focus Areas