Generative AI for Chip Design: Stackable Modules

Three main topics: \(^\subseteq LLM4Verilog \ | \bigvelow \ LLM4Validation \ | \subseteq \ LLM4Security

Github: https://github.com/FCHXWH823/LLM4Hardware


Introduction


This project explores the application of large language models (LLMs) in the field of chip design with three main topics:


- LLM4Verilog: Generate functional Verilog modules from design prompts using LLMs.
- LLM4Validation: LLM-generated SystemVerilog assertions, testbench files for hardware validation.
- LLM4Security: LLM-aided detection of hardware security risks.


The teaching duration for each topic is approximately 4 hours.

Featured Modules











Research Projects





Repository Statistics

9 10+

5

Git Submodules Research Papers Main Focus Areas

Explore: Slides, Colab Scripts, and Reference Papers