
## LLM4ChipDesign

Comprehensive Research Framework for LLM-based Hardware Design


### Three Main Research Areas: LLM4Verilog Generation • LLM4Security • LLM4C2HLS


## LLM4Verilog Generation AutoChip: Functional Verilog from prompts VeriThoughts: Reasoning-based generation ROME: Hierarchical prompting Veritas: CNF-based synthesis PrefixLLM: Prefix circuit design


# LLM4Security LLMPirate: IP piracy detection Security Assertions: LLM-generated SVA Hybrid-NL2SVA: Enhanced NL2SVA OpenTitan RAG: SVA for IP blocks



## **Featured Submodules**







##