Skip to content
View FileTransferrr's full-sized avatar
  • Peking University
  • Beijing, China
  • 05:19 (UTC +08:00)

Highlights

  • Pro

Block or report FileTransferrr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. EDA-Project EDA-Project Public

    Course project for Optimization and Machine Learning in VLSI Design Automation in 2024 Fall

    Verilog 2

  2. FileTransferrr.github.io FileTransferrr.github.io Public template

    Github Pages template based upon HTML and Markdown for personal, portfolio-based websites.

    HTML

  3. BCM-Solver BCM-Solver Public

    This project provides a BCM (Boolean Circuit Matching) Solver.

    Verilog

  4. Gm-Id-Lookup-Table-Tool Gm-Id-Lookup-Table-Tool Public

    A Gm-Id Design Methodology Lookup Table Tool modified from open-source codes by Bilibili User nksunmoon, which fixed the problem of the ignorance of parameters changing with Vds variations, thus a …