Skip to content
View Harshil1995's full-sized avatar

Block or report Harshil1995

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. I2C_UVM_APB I2C_UVM_APB Public

    Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface

    SystemVerilog 13 3

  2. Spread-Spectrum-Correlator Spread-Spectrum-Correlator Public

    The aim of this project is to recover a signal using correlator that was spread with a Gold code using Phase Shift Keying. So, to do so. we built a unit that runs on 333MHz Frequency which accepts …

    Verilog 2 1

  3. FPGA_Vending-Machine-uisng-Verilog FPGA_Vending-Machine-uisng-Verilog Public

    • Built RTL for Vending Machine on FPGA board that accepts money, selects an item and gives out the change. Four 7-segment display employed for displaying product price and selection.

    Verilog 1

  4. FPGA_Traffic-Light-Controller-using-verilog FPGA_Traffic-Light-Controller-using-verilog Public

    Constructed RTL for traffic light control system for multiple intersections supporting pedestrian signals on FPGA board.

    Verilog 1

  5. AXI4LITE_UVM_AHB AXI4LITE_UVM_AHB Public

    Executed a Bus Functional Model using RTL design for the AXI4 LITE to AHB Bridge using System Verilog. Implemented verification for protocol based serial transaction from both ends of bridge using …

    1