Skip to content

First version based on the Wishbone protocol

Latest
Latest

Choose a tag to compare

View all tags
@JN513 JN513 released this 10 Jun 03:45
· 15 commits to main since this release
V0.2
a48a90c
This commit was signed with the committer’s verified signature.
JN513 Julio Avelar
GPG key ID: 5334B8F5216BC6E4
Verified
Learn about vigilant mode.

This version includes:

  • Stages Modularization: Division into independent modules for greater clarity and ease of use.
  • Wishbone protocol for memory and peripherals: Unified bus with addresses above 0x7FFF_FFFF reserved for peripherals.
  • Verified MDU: All critical calculations and operations have been tested and confirmed.
  • Support for FPGA Open Source SDR Lab (Kintex 7).
  • New UART implementation with configurable bitrate and parity configuration.
  • Improved Firmware:
    • Enhanced functions for UART, data conversion, and delay.
    • Now it's possible to configure new UART parameters directly in the firmware.
  • Custom CSR register with Core operating frequency

Contributions are welcome!

Assets 6
Loading