

### American International University- Bangladesh (AIUB) Faculty of Engineering (EEE)

Course Name:	Digital Logic Circuits	Course Code:	EEE 3101
Semester:	Fall 24-25	Section:	S
Faculty:	Md. Shahariar Parvez	Term:	Final
Marks:	20	Assignment Name:	OBE Assignment
Student Name:	Chinmoy Guha	Student ID:	22-48056-2
Submission Date:	28.01.2025	Department:	CSE

COs/ CLOs Number	COs/CLOs Statements	К	P	Α	Assessed Program Outcome Indicator	BNQF Indicato r	Teaching- Learning Strategy
CO2	<b>Develop</b> a system in context of Digital logic circuits with 555 timer and transistors for <b>conflicting requirements</b> of complex engineering problem.		P1,P2, P6	-	P.a.3.C3	FS.1	OBE Assignment (Final Term)

#### **Instructions Related to Use Variables:**

Note that this problem uses the variables a, b, c, d, e, f, g and h, which are the digits of your student ID (ab-cdefg-h).

Any value in student ID comes '0' will be replaced by '(a+b+h)'

а	b	-	С	d	е	f	g	-	h	
2	2	-	4	8	0	5	6	-	2	


Marking Rubrics (to be filled by Faculty):

	Marking Rubrics (to be filled by Faculty):								
Complex	Task	Assessment	Evaluation Criteria N						
Problem		Criteria							
P1, P2,		Outline the	Excellent	Good	Average	Poor			
P6		necessary	(2.5)	(2-1.5)	(15)	(0)			
		steps of block	All the steps have	Not All the steps	Few steps have	All the steps have			
		diagram	been identified and in	have been identified	been identified	been found in			
			the correct sequences	and in the correct	and in the correct	wrong sequences			
				sequences	sequences				
	I.	Design counter	Excellent	Good	Average	Poor			
		with necessary	(2.5)	(2-1.5)	(15)	(0)			
		diagram	All the designs were	Not All the designs	Few designs were	All the design			
			accurate and working	were accurate and	accurate and	were wrong and			
				working	working	not working			
		Design of	Excellent	Good	Average	Poor			
		timer circuits 1	(7)	(6-5)	(4-2)	(1-0)			
	II.	& 2	Timer circuit design	Timer circuit is	Timer circuit is	Timer circuit is			
			is correct and comply	correct but not	incorrect and does	wrong and not			
			with the problem			comply with the			
		T	problem the problem		problem				
		Limitations of			Average	Poor			
		the developed	(3)	(2.5-2)	(1.5-1)	(0)			
		system	Provides limitations	Provides limitation	Provides improper	Provides no			
			and analyzes the	only	limitation and	limitation and			
			performance		performance	gives no			
					analyze	performance analysis			
	W CMOSI.		Excellent	Good	Average	Poor			
	III. CMOS logic design		(5-4)	(3-2)	(1.5-1)	(0)			
		design	The CMOS logic	The CMOS logic	The CMOS logic	The CMOS logic			
			design is fully	design is mostly	design has	design is not			
			correct.	correct, with minor	significant errors,	attempted.			
			correct. correct, with fillion errors.		with multiple	anompica.			
				<b>01101</b> 5.	incorrect or				
					missing segments.				
		1	l	l	mooning segments.	36 1 014 1	I .		

**Marks Obtained:** 

#### **Digital Parking Control System:**

The problem is to monitor available spaces in a (a+g+h)-space parking garage and provide an indication of a "FULL" by illuminating a display sign in seven seven-segment display along with driving a "Gate control" motor. From the Figure below, two sensors from the entrance and exit will be connected to the counter circuit to count. (i.e. the clock is synchronized with the sensors) and it will be placed into the register according to the binary bit value. Now, Keypad is used to provide your maximum available space, when the spaces are all filled up and the count is full then the display in seven segment display will show the "Full" Indication until the space is empty, and at the same time, the entrance gate control will turn on the "Gate Control" motor.



#### Your task is to:

- i. Outline the essential steps in the correct sequence to develop a block diagram for designing an automated parking control system. This system should include an actuated gate mechanism, a "FULL" indication using a seven-segment display, and a counter circuit. In addition, Design the counter circuit which is capable of simultaneous UP/DOWN counting. Include additional sequential and combinational logic components, if required, to ensure smooth control and operation, providing appropriate reasoning for selecting these components.
- ii. Design the timer circuit 1 and the timer circuit 2 with a suitable frequency based on your requirement, in which the capacitor value will be  $C = (c*g+20) \mu F$ . Identify the limitations of the designed system and analyze the impact of increasing the number of parking spaces on its performance.
- iii. Design the functions of your seven-segment display using CMOS technology to represent one of the letters in the word "FULL".

Name: Chinmoy Guha
TD: 22-48056-2
ab-cdefg-h

(i) Steps to develop a block diagram:

- 1) Provide a numeric heapard for the user to imput the maximum number of parking spaces.

  For Example -> '10' for a parking lot will 10 spaces
- 2) Use an Encoder to convert the input from the happend into binary value:
  - · For Example -> 10' becomes "1010"
- 3) Use a Register as a data storage (PIPO) to store the current value from the encoder and deed it to the comparator. This is nesista A.
- 4) Place kee TR sensoned at the entrance and erait to detect incoming and outgoing cans. The sensor generates a pulse which acts as clock signals for counter.
- 5) Use a bidinectional Counter (UPIDOWN) to heep much of when the parking spaces Lillup.
  - · When a can enteres the sensor generales a clock pulse that increments the counter
  - · When a car emils -> the sensor generates a clock pulse that decrements the counter.
- 6) Use another negistar to stone the current count from the counter. This is negistar B.
- 7) Use 4 bit comparedor to take input From register A and negister B. This will compare the current court from negister B with maximum capacity from register A.


- 8) The output from the comparator is Jed into two 555 JC Timers, I and 2. Timer Circuit I connects to a seven-segment display and Timer Circil-2 connects to a gate control mechanism.
  - 9) Down the seven-segment display using a BCD to seven-segment decoder. When the comparate outputs Jull, it displays the word 'FULL' on the display.
- 10) The timen cincuit 2 manages the time delay between gate apening and gate closing. At motor is used for the gate control that is activated to restate to open the gate. When the comparator outputs (FULL), the entrance gate is disabled by stopping this motor.

## \* UPI Down Counter Circuit:

The purking capacity = 10 (a+8+h) = (2+6+2) = 10 = 10 in binary is 1010 -) This nequires 4 bils.

. ; we need a 4-bit Upldown Counter.


Jo = Ko = 1 J,=K,= (Qo. UP) + (Qo. Down) UP Q3Q2Q1,Q0 Down 60000 J2 = K2 = (Q, Q, UP) + (Q, Q, Down) 0001 0010 J3 = 43 = (Q, Q, Q, UP) + (Q, Q, Q, Dow) 0011 60100 50101 20110 60111 0000 61001 01010 41011 61100



Timer Circuit 2: (Monoskable)

To we take Tw = 55, C= 49MF

Tw = 1.1RC  $R = \frac{5}{1.1\times44\times10^{-6}} = 103305.78$  = 103 M.S.



# Limitations:

- One of the limitedions in this system is that when the parking space is Jull, the 7-segment display will show our Fout when a can leaves, the display still may show Fall over if there is space.
- Honeover if the enteance or exit sensor misdetich an object which is not a car, it may incorrectly update the Counter.


Imput of invicusing number parking spaces:


Since we are using a 46it counte it cancount up to 16 spaces, but if it inviews more than that we would need a greater counter like (86it) counter. A BCD based seven segment display only supports 0-9 so for higher counts a multiplened display or LO would be needed.

With more cans the entry levit mequey will increase so Time 2 may need more adjustment for a faster operation. The weall design will get bigger and may decrease attaining.

uii) A seven-segment display consists of seven LEDS labeled a, b, c, d,e, f, g.

To display 'F' the following regments should be ON: a, e, f, g. OFF: b, c, d.





Vin