Background

Related work

Research scheme

Current progress

Conclusior

Loop Acceleration For Tightly-Coupled CPU+FPGA System

Cheng Liu

Supervisor: Dr. Hayden Kwok-Hay So

Co-supervisor: Dr. Ngai Wong


Department of Electrical and Electronic Engineering
The University of Hong Kong

June 10, 2013

FPGA vs. CPU vs. GPU

Background

FPGA has competitive computation capability and energy efficiency.



[1] Eric S. Chung, etc., Single-Chip Heterogeneous Computing: Does the future include customized logic, FPGA and GPGPUs?, IEEE International Symposium of Microarchitecture, 2010



Why isn't FPGA the mainstream computing device?

Main obstacles

Background

- High barrier-to-entry
 - Require extensive hardware knowledge,
 - while software engineers usually don't have.
 - **...**
- Low design productivity
 - Low level abstraction and long development time
 - Long compilation and implementation time
 - Poor portability and design reuse
 - Difficult to support complex software like OS
 - **...**

What has the community done to overcome the obstacles?

Background

Related work

Research scheme

Current progress

Conclus

Design methodologies

- High level synthesis languages and tools
 Vivado(Xpilot, AutoESL), LegUP, Impulse-C, ...
- Virtual overlay on top of commerical FPGA
 VirtualRC, Soft coarse-grained reconfigurale array (SCGRA), ...

CPU+FPGA based hybrid computation

- Hybrid computation architectures
 Embedded softcore+FPGA, Embedded hardcore+FPGA, General
 CPU+FPGA, ...
- Communication libraries, unified memory interfaces, and integrated environments
 CoRAM, LEAP, ...


Differences and relations of the design methodologies

Background

Related work

Research

Current



- 1 RTL design flow 2 Conventional HLS 3 Virtual FPGA(VFPGA) based HLS
- 4 SCGRA based HLS 5 Many-core approach to reconfigurable computing(MARC)




Performance vs. productivity vs. overhead

Related work

Research scheme

Current progress

Conclusio



Why SCGRA based HLS has potential to provide better performance? performance = operations per cycle \times implementation frequency

CPU+FPGA based hybrid computation

Hardware/software co-design

Hardware Interface **FPGA** Bitstream Accelerator **FPGA** Profile. HII HW/SW Program CPU Partition Modified C. → Binary code Software Program Interface

Loop and computation kernel

- Most algorithms are implemented following a sequential programming model.
- Loops are typical computation kernels with large parallel operations.

Research scheme

Related work

Current progress

CPU+FPGA based hyrbid computation architecture

Background

Related work

Research scheme

Current progress




Figure 1: Single chip multicore with FPGA accelerator




Figure 2: Shared memory multiprocessor with FPGA accelerator

Previous SCGRA Work

Background

Related work

Research scheme

Current progress

Conclus

What have been done?

- Introduced the SCGRA layer for HLS,
- showed potential design productivity improvement,
- and proved its energy efficiency using an application specific SCGRA topology

What are still missing?

- The relationship between a holistic loop and its kernel data flow graph,
- influence of the communication between CPU and FPGA on the SCGRA based HLS.

Main goal of this work

Accelerate loop on a CPU+FPGA system

- Optimal loop unrolling for the SCGRA based accelerator
- Application specific on-chip buffering including data prefetching and buffer structure customization

Related work

Research scheme

Current progress

Hardware infrastructure

Research

scheme

SCGRA based CPU+FPGA accelerator

CPU

Main
Memory

Memory

Memory

Main
Memory

Memory

Memory

Main
Memory

Memory

Main
Memory

Memory

Memory

Main
Memory

Softness of the accelerator

- SCGRA structure could be reconfigurable
- On chip buffer could be reconfigurable



SCGRA based accelerator design flow


Dackground

Related wor

Research scheme

Current progress

Conclusior




- 1 loop unrolling factors
- On-chip buffer size, interleaving scheme, data fetching scheme
- Primitive operations supported by the hardware infrastructure
- PE pipeline depth, local memory port number and allocation
- ⑤ Topology of the computation array, array size
- ⑥ Scheduling algorithm, scheduling strategies > < □ > < ≥ > ≥ < ≥ < ≥ < > < ○

Optimal loop unrolling

Why loop unrolling and why not fully unroll the loop?

- Increases parallel operations and improves performance
- Induces larger hardware overhead performance
- Benefit may be limited by system constrains.

Simplified loop unrolling



◆ロ > 〈問 > 〈思 > を思 > を思 > のなべ

Background

Research scheme

Current progress


On-chip buffering

Background

Related work

Research scheme

Current progress




Quantify the productivity of the SCGRA based HLS

Current SCGRA based HLS

Current

progress




Colin's work on the SCGRA based HLS

- Operation scheduling
- SCGRA design and implementation
- Application specific SCGRA topology synthesis



Preliminary loop unrolling analysis


loop unrolling influence on performance and overhead



Current progress

Conclusion

Irregular loop bound



HW/SW communication on Zedboard

Zedboard platform

Processing System (PS) Application Processor Unit (APU) Settings NEON™/FPU Engine NEON™/ FPU Engine Bankt Cortex™-A9 CortexTU-A9 MPCore " MPCore " System CPU CPU Level Control 32 KB D 32 KB I 32 KB D Cache Cache Cache Cache Snoop Control Unit Slave MUX 512 KB L2 Cache & Controller BootROM Central MIO Interconnect DAP MemoryInterfaces DDR2/3, LPDDR2 DEVC Logic to Memory DMA Extended MIO XADC PSto PI AVI AXI 32b/64b Slave Select GTX (12.5G Programmable Logic (PL) bos)

Different communication methods

- Accelerator coherence port
- Central DMA, Video DMA, XDMA
- GPIO

Current

progress



Self-evaluation

About the progress and publication

- Didn't work hard enough
- Didn't not balance well between the engineering work and research focus
- Have taken 10 RPG courses up to now

Dalatad ...ad

Research scheme

Current progress