

- 1 RTL design flow 2 Conventional HLS 3 Virtual FPGA(VFPGA) based HLS
- SCGRA based HLS (5) Many-core approach to reconfigurable computing(MARC)