



- ① RTL design flow ② Conventional HLS ③ Virtual FPGA(VFPGA) based HLS
 ④ SCGRA based HLS ⑤ Many-core approach to reconfigurable computing(MARC)