

Lab Report: Digital Filters

Team Members:

Zia Hosainzada, Max Djafarov

Introduction:


In this project, we focus on the design and implementation of a digital averaging filter for noise cancellation using VHDL (VHSIC Hardware Description Language). The objective is to develop a filter that can effectively attenuate noise from a noisy signal while preserving the desired signal components. The filter operates by averaging multiple samples over time to suppress random variations and enhance the signal-to-noise ratio.



The digital averaging filter is a fundamental component of noise cancellation systems, finding applications in various domains such as audio processing, biomedical signal analysis, and communications. By leveraging digital filtering techniques, we aim to provide a robust and efficient solution for noise reduction in practical scenarios.

Through this project, we seek to gain insights into digital filter design, VHDL programming, and signal processing concepts. By designing and testing the digital averaging filter, we aim to understand its behavior, evaluate its performance, and explore potential optimizations for noise cancellation applications.

Hardware Architecture:

Block Diagram:





Description:

Our hardware architecture consists of a Finite Impulse Response (FIR) filter module. The FIR filter is designed to process incoming samples and produce an output that represents the average of the input samples over a specific window size.


Behavior of Individual Components:

FIR Filter:

The FIR filter module consists of a shift register to store the incoming samples and an accumulator to compute the sum of the samples. The sum is then divided by the number of taps in the filter to obtain the average value.

Simulation Results:

Testbench Simulation:



Discussion of Results:

Performance Evaluation:

The performance of the digital averaging filter was evaluated based on its ability to suppress noise while preserving signal integrity. The filter demonstrated satisfactory noise cancellation capabilities, as evidenced by the simulation results.

Comparison with Expected Behavior:

The behavior of the filter closely matched our expectations based on the design specifications. The filter effectively attenuated noise components, leading to a cleaner output signal.

Work Distribution Among Members:**Team Member Contributions:**

Zia:

Designed the FIR filter architecture.

Implemented the VHDL code for the FIR filter module.

Conducted simulations and analyzed the filter's performance.

Contributed to writing the lab report

Max:

Developed the top-level entity architecture.

Integrated the FIR filter module into the top-level design.

Designed and implemented the testbench for simulation.

Conducted additional simulations for validation.

Provided support in compiling project files and managing versions.

Code Screen Shot;

PROJECT MANAGER - project_1

Project Summary | top_level1.vhd | fir_filter.vhd | tb_fir_filter.vhd | ?

C:/Users/mdist/OneDrive/Desktop/ECS443/lab/Hosainzada_Djafarov_Final_Project/Final_project/project_1/srcs/sources_1/new/top_level1.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity top_level1 is
6     port (
7         clk : in std_logic;
8         rst : in std_logic;
9         x_in : in signed(15 downto 0);
10        y_out : out signed(15 downto 0)
11    );
12 end entity;
13
14 architecture Structural of top_level1 is
15     component fir_filter
16         generic (N : integer);
17         port (
18             clk : in std_logic;
19             rst : in std_logic;
20             x_in : in signed(15 downto 0);
21             y_out : out signed(15 downto 0)
22         );
23     end component;
24     begin
25         Filter: fir_filter
26             generic map (N => 4)
27             port map (
28                 clk => clk,
29                 rst => rst,
30                 x_in => x_in,
31                 y_out => y_out
32             );
33     end Structural;
34
```

PROJECT MANAGER - project_1

Project Summary | top_level1.vhd | fir_filter.vhd | tb_fir_filter.vhd | ?

C:/Users/mdist/OneDrive/Desktop/ECS443/lab/Hosainzada_Djafarov_Final_Project/Final_project/project_1/srcs/sources_1/new/fir_filter.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity fir_filter is
6     generic (
7         N : integer := 7 -- Changed number of taps to 7
8     );
9     port (
10        clk : in std_logic;
11        rst : in std_logic;
12        x_in : in signed(15 downto 0);
13        y_out : out signed(15 downto 0)
14    );
15 end entity;
16
17 architecture Behavioral of fir_filter is
18     type shift_reg is array (N-1 downto 0) of signed(15 downto 0);
19     signal delay_line : shift_reg := (others => '0');
20     signal sum : signed(15 downto 0) := (others => '0');
21     signal temp_sum : signed(17 downto 0); -- Ensure enough bits to prevent overflow
22     begin
23         process(clk, rst)
24             variable acc : signed(17 downto 0); -- Accumulation variable, expanded for summing up to N terms
25             begin
26                 if rst = '1' then
27                     delay_line <= (others => (others => '0'));
28                     sum <= (others => '0');
29                     y_out <= (others => '0');
30                 elsif rising_edge(clk) then
31                     delay_line <= x_in & delay_line(N-2 downto 0); -- Shift the input into the delay line
32                     acc := (others => '0'); -- Reset the accumulator
33
34                     for i in 0 to N-1 loop -- Accumulate the delayed values
35                         acc := acc + resize(delay_line(i), acc'length);
36                     end loop;
37
38                     temp_sum <= acc; -- Store the accumulated value
39
40                     -- For N not a power of 2, replace shift right with division
41                     sum <= resize(temp_sum / to_signed(N, temp_sum'length), sum'length);
42
43                     y_out <= sum; -- Output the averaged sum
44                 end if;
45             end process;
46 end architecture;
```


Our results demonstrate that the digital averaging filter effectively suppresses high-frequency noise components, leading to a smoother output signal. The filter's behavior closely aligns with our expectations, as outlined in the project specifications. By averaging multiple samples over time, the filter provides a reliable method for noise cancellation, enhancing the quality of the output signal.

Overall, this project highlights the importance and effectiveness of digital filtering techniques in mitigating noise in signal processing applications. The successful implementation of the digital averaging filter underscores the potential for VHDL-based designs in real-world noise reduction scenarios.

In conclusion, the digital averaging filter developed in this project represents a valuable contribution to noise cancellation techniques and lays the foundation for future research and development in this field.