

## **Description**

The  $\mu$ PD71059 is a low-power CMOS programmable interrupt control unit for microcomputer systems. It can process eight interrupt request inputs, allocating a priority level to each one. It transfers the interrupt with the highest priority to the CPU, along with interrupt address information. By cascading up to eight slave  $\mu$ PD71059s to a master  $\mu$ PD71059, a system can process up to 64 interrupt requests. System scale, interrupt routine address, interrupt request priority, and masking are all under complete program control.

## **Features**


- $\square$   $\mu$ PD8085A compatible (CALL mode)
- $\square$   $\mu$ PD70108/70116 compatible (vector mode)
- ☐ Eight interrupt request inputs per chip
- ☐ Up to 64 interrupt request inputs per system (extended mode)
- ☐ Edge- or level-triggered interrupt request inputs
- ☐ Each interrupt maskable
- ☐ Programmable priority level
- □ Polling operation
- $\square$  Single +5 V ±10% power supply
- ☐ Industrial temperature range: -40 to +85°C
- □ CMOS technology
- □ 8 MHz and 10 MHz

## **Ordering Information**


Part Number	Package
μPD71059C-8	28-pin plastic DIP (600 mil)
C-10	
G-8	44-pin plastic QFP (P44G-80-22)
GB-8	44-pin plastic QFP (P44GB-80-3B4)
GB-10	
L-8	28-pin PLCC
L-10	

# Pin Configurations

#### 28-Pin Plastic DIP




#### 44-Pin Plastic QFP





## Pin Configurations (cont)

# 28-Pin Plastic Leaded Chip Carrier (PLCC)



#### Pin Identification

Symbol	Function
D <sub>7</sub> -D <sub>0</sub>	Data bus I/O
SA <sub>2</sub> -SA <sub>0</sub>	Slave address 1/0, bits 2, 1, 0
GND	Ground potential
IC	Internally connected
SV (BUFR/W)	Slave (Buffer read write) I/O
INT	Interrupt output
INTP <sub>0</sub> -INTP <sub>7</sub>	Interrupt inputs
INTAK	Interrupt acknowledge input
A <sub>0</sub>	Address input
V <sub>DD</sub>	Power supply
<del>CS</del>	Chip select input
WR	Write strobe input
RD	Read strobe input
NC	Not connected

#### Pin Functions

#### D<sub>7</sub>-D<sub>0</sub> [Data Bus]

The 8-bit 3-state bidirectional bus transfers data to and from the CPU through the system bus. The data bus becomes active when data is sent to the CPU in the INTAK sequence. Otherwise, the data bus is high impedance.

# CS [Chip Select]

The CPU uses the  $\mu$ PD71059's  $\overline{CS}$  input to select a  $\mu$ PD71059 to read from (IN instructions) or write to (OUT instructions). The  $\overline{RD}$  and  $\overline{WR}$  signals to the  $\mu$ PD71059 are enabled when  $\overline{CS}$  is low.  $\overline{CS}$  is not used for the INTAK sequence.

## RD [Read Strobe]

The CPU sets the  $\overline{\text{RD}}$  input to 0 when reading the internal registers IMR, IRR and ISR, and during polling operations to read polling data.

## WR [Write Strobe]

The CPU sets the  $\overline{WR}$  input to 0 when writing initializing words IW1-IW4 and command words IMW, PFCW and MCW.

## A<sub>0</sub> [Address]

The  $A_0$  input is used with  $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  to read or write to the  $\mu$ PD71059. Normally,  $A_0$  is connected to  $A_0$  of the address bus. Table 1 shows the relationship between read/write operations and the control signals ( $\overline{CS}$ ,  $\overline{WR}$ ,  $\overline{RD}$ , and  $A_0$ ).

# INTP<sub>7</sub>-INTP<sub>0</sub> [Interrupt Request from Peripheral]

INTP<sub>7</sub>-INTP<sub>0</sub> are eight asynchronous interrupt request inputs. They can be set to be either edge-or level-triggered. These pins are pulled up by an internal resistance. Their power consumption is lower at high-level input than at low-level input.

# INT [Interrupt]

INT is the interrupt request output from a  $\mu$ PD71059 to the CPU or master  $\mu$ PD71059. When an interrupt from a peripheral is input to an INTP pin and acknowledged, the  $\mu$ PD71059 asserts INT high to generate an interrupt request at the CPU or master  $\mu$ PD71059.



## **INTAK** [Interrupt Acknowledge]

The  $\overline{\text{INTAK}}$  input from the CPU acknowledges an interrupt from the  $\mu\text{PD71059}$ . After acknowledging the interrupt request, the CPU returns three low-level pulses ( $\mu\text{PD8085}$ ) or two low-level pulses ( $\mu\text{PD70108}/70116$ ). Synchronizing to these pulses, the  $\mu\text{PD71059}$  sends a CALL instruction in three bytes, or an interrupt vector number in one byte through the data bus.

# SV [BUFR/W] [Slave, Buffer Read/Write]

This pin has two functions. When no external buffer is used in the data bus, it is the  $\overline{SV}$  input. When  $\overline{SV}$  is low, the  $\mu$ PD71059 acts as a slave. It operates as a master when  $\overline{SV}$  is high.  $\overline{SV}$  has no master/slave meaning when the  $\mu$ PD71059 is set to single mode.

As the BUFR/W output, this pin can allow a bus transceiver to be controlled by the  $\mu$ PD71059, if one is required. When the  $\mu$ PD71059 changes its data bus to output, it sets BUFR/W low. It sets BUFR/W high when the data bus changes to input.

#### SA<sub>2</sub>-SA<sub>0</sub> [Slave Address]

These pins are only used in systems with cascaded  $\mu PD71059s$ . The master  $\mu PD71059$  uses these pins to address up to eight slave  $\mu PD71059s$ . These pins are output pins for masters, and input pins for slaves.

Note: In the single mode,  $SA_2$ - $SA_0$  are output pins, but the output data has no meaning.

## **VDD** [Power Supply]

This is the positive power supply.

## GND [Ground]

This is the ground potential.

## IC [Internally Connected]

This pin must be left unconnected.

Table 1. Read/Write Operations


CS	RD	WR	A <sub>0</sub>	Other Conditions	$\mu$ PD71059 Operation	CPU Operation
0	0	1	0	IRR set by MCW	IRR to Data bus	IRR read
				ISR set by MCW	ISR to Data bus	ISR read
				Polling phase (Note 1)	Polling data to Data bus	Polling
0	0	1	1		IMR to Data bus	IMR read
0	1	0	0	D <sub>4</sub> = 1	Data bus to IW1 register	IW1 write
				$D_4, D_3 = 0$	Data bus to PFCW register	PFCW write
				D <sub>4</sub> = 0, D <sub>3</sub> = 1	Data bus to MCW register	MCW write
0	1	0	1	(Note 2)	Data bus to IW2 register	IW2 write
					Data bus to IW3 register	IW3 write
					Data bus to IW4 register	IW4 write
				After initializing	Data bus to IMR	IMW write
0	1	1	х		Data bus high impedance	
1	Х	Х	Х			
0	0	0	Х		Illegal	·

#### Note:

- (1) In the polling phase, polling data is read instead of IRR and ISR.
- (2) Refer to Control Words section for IW2-IW4 writing procedure.



## **Block Diagram**



# **Block Diagram Functions**

#### **Data Bus Buffer**

The data bus buffer is a buffer between  $D_7$ - $D_0$  and the  $\mu PD71059$ 's internal bus.

#### Read/Write Control

The read/write control controls the CPU's reading and writing to and from the  $\mu$ PD71059 registers.

# **Initialization and Command Word Registers**

These registers store initializing words IW1-IW4 and command words PFCW (priority and finish control word) and MCW (mode control word). The CPU cannot read these registers.

## Interrupt Mask Register [IMR]

The interrupt mask register stores the interrupt mask word (IMW) command word. Each bit masks an interrupt. If bit n of this register is 1, the interrupt request INTP<sub>n</sub> is masked and cannot be accepted by the  $\mu$ PD71059. The CPU can read this register by performing an IN instruction with  $A_0=1$ .

# Interrupt Request Register [IRR]

The interrupt request register shows which interrupt levels are currently being requested. If bit n of the IRR is 1,  $INTP_n$  is requesting an interrupt. The CPU can read this register.

## In-Service Register [ISR]

The in-service register shows all interrupt levels currently in service. If bit n of this register is 1, the interrupt routine corresponding to INTP<sub>n</sub> is currently being executed. The CPU can read this register.

#### Slave Control

Slave control is used in systems with cascaded  $\mu$ PD71059s. A master  $\mu$ PD71059 uses it to control slave  $\mu$ PD71059s, and a slave uses it to interface with the master  $\mu$ PD71059.

#### **Control Logic**

The control logic receives and generates the signals that control the sequence of events in an interrupt.



## **Priority Decision Logic**

The priority decision logic determines which interrupt request from the IRR will be serviced next. The decision is made based upon the current interrupt mask, interrupt service status, mode status, and current priority.

## **Absolute Maximum Ratings**

−0.5 to +7.0 V
-0.5 to V <sub>DD</sub> + 0.3 V
-0.5 to V <sub>DD</sub> + 0.3 V
500 mW
-40 to +85°C
65 to +150°C

Comment: Exposing the device to stresses above those listed in the absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## Capacitance

 $T_A = 25 \,^{\circ}C; V_{DD} = GND = 0 \,^{\circ}V$ 

			Limits	ì		Test		
Parameter	Symbol	Min	Тур	Max	Unit	Conditions		
Input capacitance	CI			10	p₹	f <sub>c</sub> = 1 MHz		
I/O capacitance	C <sub>IO</sub>			20	pF	Unmeasured pins returned to 0 V		

#### **DC Characteristics**

 $T_A = -40 \text{ to } +85 \,^{\circ}\text{C}; V_{DD} = 5 \text{ V } \pm 10\%$ 

•		Li	imits					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions		
Input voltage, high	V <sub>IH</sub>	2.2		V <sub>DD</sub> + 0.3	٧			
input voltage, low	V <sub>IL</sub>	-0.5		0.8	٧			
Output voltage, high	V <sub>OH</sub>	0.7 x V <sub>DD</sub>			٧	$I_{OH} = -400~\muA$		
Output voltage, low	V <sub>OL</sub>			0.4	٧	$I_{OL} = 2.5 \text{ mA}$		
Input leakage current, high	I <sub>LIH</sub>			10	μΑ	$v_{i} = v_{DD}$		
Input leakage current, low	ILIL			-10	μΑ	$V_{i} = 0 V$		
Output leakage current, high	∤гон	-		10	μΑ	$v_0 = v_{DD}$		
Output leakage current, low	lLOL		_	-10	μΑ	$V_0 = 0 V$		
INTP input leakage current, high	I <sub>LIPH</sub>			10	μΑ	$V_I = V_{DD}$		
INTP input leakage current, low	I <sub>LIPL</sub>			-300	μΑ	V <sub>i</sub> = 0 V		
Supply current (dynamic) µPD71059	I		3.5	9	mA			
μPD71059 μPD71059-10	I <sub>DD1</sub>		3.5	9	mA			
Supply current (power down mode)	I <sub>DD1</sub>		2	50	μA	Input pins: V <sub>IH</sub> = V <sub>DD</sub> - 0.1 V V <sub>IL</sub> = 0.1 V Output pins: open		

#### Notes:

(Note 1)

<sup>(1)</sup> In power down mode, INTP $_0$ -INTP $_7$ ,  $\overline{INTAK}$ , and  $\overline{CS}$  must be at high level (V $_{IH}=V_{DD}-0.1$  V).



# **AC Characteristics**

 $T_A = -40 \text{ to } +85 \,^{\circ}\text{C}; V_{DD} \pm 5 \text{ V} + 10\%$ 

		8 MHz l		10 MHz Limits		mits	
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read Timing							
A <sub>0</sub> , CS setup to RD↓	tsar	0		0		ns	
A <sub>0</sub> , $\overline{\text{CS}}$ hold from $\overline{\text{RD}}$ †	†HRA	0		0		ns	. <u> </u>
RD pulse width low	trrl	160		120		ns	
RD pulse width high	trrh	120		90		ns	
Data delay from RD ↓	t <sub>DRD</sub>		120		95	ns	C <sub>L</sub> = 150 pF
Data float from RD 1	t <sub>FRD</sub>	10	85	10	60	ns	$C_L = 100 \text{ pF}$
Data delay from A <sub>0</sub> , CS	t <sub>DAD</sub>		200		120	ns	_ C <sub>L</sub> = 150 pF
BUFR/W delay from RD ↓	t <sub>DRBL</sub>		100		80	ns	_
BUFR/W delay from RD ↑	t <sub>DRBH</sub>		150		100	ns	
Write Timing							
A <sub>0</sub> , CS setup to WR ↓	tsaw	0		0		ns	
A <sub>0</sub> , CS hold from WR ↑	t <sub>HWA</sub>	0		0		ns	
WR pulse width low	twwL	120		100		ns	<u> </u>
WR pulse width high	twwn	120		90		ns	
Data setup from WR ↑	t <sub>SDW</sub>	120		100		ns	
Data hold from WR 1	thwo	0		0		ns	
Interrupt Timing							
INTP pulse width	tipipL	100		80		ns	(Note 1)
SA setup to second, third INTAK ↓	†SSIA	40		40		ns	Slave
INTAK pulse width low	TIAIAL	160		120		ns	
INTAK pulse width high	tialah	120		90		ns	INTAK Sequence
INT delay from INTP 1	t <sub>DIPI</sub>		300		200	ns	C <sub>L</sub> = 150 pF
SA delay from first INTAK	tDIAS		360		250	ns	Master, $C_L = 150 p$
Data delay from INTAK ↓	tDIAD		120		95	ns	_ C <sub>L</sub> = 150 pF
Data float from INTAK 1	t <sub>FIAD</sub>	10	85	10	60	ns	
Data delay from SA	t <sub>DSD</sub>		200		150	ns	Slave, $C_L = 150 pF$
BUFR/W delay from INTAK ↓	tDIABL		100		80	ns	_ C <sub>L</sub> = 150 pF
BUFR/W delay from INTAK ↑	tDIABH		150		100	ns	
Other Timing							
Command recovery time	t <sub>RV1</sub>	120		90		ns	(Note 2)
INTAK recovery time	t <sub>RV2</sub>	250		90		ns	(Note 3)
INTAK/command recovery time	t <sub>RV3</sub>	250		90		ns	(Note 4)


#### Notes:

- (1) The time to clear the input latch in edge-trigger mode.
- (2) The time to move from read to write operation.
- (3) The time to move to the next INTAK operation.
- (4) The time to move INTAK to/from command (read/write).




# **Timing Waveforms**


## AC Test Input/Output Waveform




# Read Cycle




## Write Cycle




# **INTAK** Sequence (CALL Mode)



# **INTAK** Sequence (Vector Mode)



## Other Timing





# **Interrupt Operation**

Almost all microcomputer systems use interrupts to reduce software overhead when controlling peripherals. However, the number of interrupt pins on a CPU is limited. When the number of interrupt lines increases beyond that limit, external circuits like the  $\mu$ PD71059 become necessary.

The  $\mu$ PD71059 can process eight interrupt request according to an allocated priority order and transmit the signal with the highest priority to the CPU. It also supplies the CPU with information to ascertain the interrupt routine start address. Cascading  $\mu$ PD71059s by connecting up to eight "slave"  $\mu$ PD71059s to a single "master"  $\mu$ PD71059 permits expansion to up to a maximum of 64 interrupt request signals.

Interrupt system scale (master/slave), interrupt routine addresses, interrupt request priority, and interrupt request masking are all programmable, and can be set by the CPU.

Normal interrupt operation for a single  $\mu$ PD71059 is as follows. First, the initialization registers are set with a sequence of initialization words. When the  $\mu$ PD71059 detects an interrupt request from a peripheral to an INTP pin it sets the corresponding bit of the interrupt request register (IRR). The interrupt is checked against the interrupt mask register (IMR) and the interrupt service register (ISR). If the interrupt is not masked and there is no other interrupt with a higher priority in service or requesting service, it generates an INT signal to the CPU.

The CPU acknowledges the interrupt by bringing the INTAK line low. The  $\mu$ PD71059 then outputs interrupt CALL or vector data onto the data bus in response to INTAK pulses. During the last INTAK pulse, the  $\mu$ PD71059 sets the corresponding bit in its ISR to indicate that this interrupt is in service and to disable interrupts with lower priority. It resets the bit in the IRR at this point. When the CPU has finished processing the interrupt, it will inform the  $\mu$ PD71059 by sending a finish interrupt (FI) command. This resets the bit in the ISR and allows the  $\mu$ PD71059 to accept interrupts with lower priorities. If the  $\mu$ PD71059 is in the self-FI mode, the ISR bit is reset automatically and this step is not necessary.

#### Software Features

The  $\mu$ PD71059 has the following software features:

Interrupt types:

CALL/vector

Interrupt masking:

Normal/extended nesting

End of interrupt:

Self-FI/normal FI/ specific FI

Priority rotation:

Normal nested/extended nested/exceptional nested Automatic priority rotation

Rotate to specific priority

Polled mode

• CPU-readable registers

## **Hardware Configurations**

The  $\mu$ PD71059 has the following hardware configurations:

Interrupt input:

Edge/level sensitive

Cascading μPD71059s:

Single/extended (master/slave)

Output driver control:

Buffered/non-buffered

#### **Mode Control**

These features and configurations are selected and controlled by the four initialization words (IW1-IW4) and the three command words (IMW, PFCW, and MCW). The format of these words are shown in figures 2 and 3, respectively.

#### **Control Words**

There are two types of  $\mu$ PD71059 control words: initialization words and command words.

There are four initialization words: IW1-IW4. These words must be written to the  $\mu$ PD71059 at least once to initialize it. They must be written in sequence.

There are three types of command words: interrupt mask word (IMW), priority and finish control word (PFCW), and the mode control word (MCW). These words can be written freely after initialization.



#### Initialization Words

**Initialization sequence.** When data is written to a  $\mu$ PD71059 after setting  $A_0=0$  and  $D_4=1$ , data is always accepted as IW1. This results in a default initialization as shown below. See figure 1.

- The edge-trigger circuit of the INTP input is reset. IRR is cleared in the edge-trigger mode.
- (2) ISR and IMR are cleared.
- (3) INTP<sub>7</sub> receives the lowest priority; INTP<sub>0</sub> receives the highest.
- (4) The exceptional nesting mode is released. IRR is set as the register to be read.
- (5) Register IW4 is cleared. The normal nesting mode, non-buffer mode, FI command mode, and CALL mode are set.

Initialization Words. The initialization words are written consecutively, and in order. The first two, IW1 and IW2, set the interrupt address or vector. IW3 specifies which interrupts are slaves for master systems, and defines the slave number of a slave system. Therefore, IW3 is only required in extended systems. The  $\mu\text{PD}71059$  will only expect it if bit D<sub>1</sub> of IW1, SNGL = 0. IW4 is only written if bit D<sub>0</sub> of IW1, I4 = 1. See figure 2 for the format of the initialization words.

#### **Command Words**

The command words give various commands to a  $\mu$ PD71059 during its operation to change interrupt masks and priorities, to end interrupt processing, etc. See figure 3.

**IMW** [Interrupt Mask Word]. This word masks the IRR and disables the corresponding INTP interrupt requests. It also masks the ISR in the exceptional nesting mode. Bits  $M_7$ - $M_0$  correspond to the interrupt levels of INTP $_7$ -INTP $_0$ , respectively.

In the exceptional nesting mode, interrupts corresponding to the bits of IRR and ISR are masked if the  $M_{\text{n}}$  bit is set to 1.


**PFCW** [Priority and Finish Control Word]. This word sets the FI (finish interrupt) command that defines the way that interrupts are ended, and the commands that change interrupt request priorities.

When RP (rotate priority) is set to 1, the priorities of the interrupt requests change (rotate). The priority order of the 8 INTP pins is as shown in figure 4. Setting a level as the lowest priority sets all the other levels correspondingly. For example, if INTP<sub>3</sub> is the lowest priority, INTP<sub>4</sub> will be the highest. (INTP<sub>7</sub> has the lowest priority after initialization).

SIL (specify interrupt level) is set to 1 to change the priority order or designate an interrupt level. It is used with the RP and FI bits (bits  $D_7$  and  $D_5$ ). When SIL = 1 and RP or FI = 1, the level identified by IL<sub>2</sub>-IL<sub>0</sub> is designated as the lowest priority level. The other priorities will be set correspondingly. When used with FI = 1, it resets the ISR bit corresponding to the interrupt level IL<sub>2</sub>-IL<sub>0</sub>.

MCW [Mode Control Word]. This word is used to set the exceptional nesting mode, to poll the  $\mu$ PD71059, and to read the ISR and IRR registers.

Figure 1. Initialization Sequence





Bits SR and IS/ $\overline{IR}$  are used to read the contents of the IRR and ISR registers. When SR = 0, no operation is performed. To read IRR or ISR, set  $A_0=0$  and select the IRR or ISR register by writing to MCW. To select the IRR register, write MCW with SR = 1 and IS/ $\overline{IR}=0$ . To select the ISR, write MCW with SR = 1 and IS/ $\overline{IR}=1$ . The selection is retained, and MCW does not have to be rewritten to read the same register again. IRR and ISR are not masked by the IMR.

Figure 2. Initialization Word Formats (Sheet 1 of 2)






Figure 2. Initialization Word Formats (Sheet 2 of 2)






Figure 3. Command Word Format







Figure 4. INTP Priority Order



#### **CALL or Vector Modes**

The  $\mu$ PD71059 passes interrupt routine address data to the CPU in two modes, depending on the CPU type. This mode is set by bit V/ $\overline{C}$  in initialization word IW4. V/ $\overline{C}$  is set to one to to select the vector mode for  $\mu$ PD70108/70116 CPUs, and reset to zero to select the CALL mode for  $\mu$ PD8085A CPUs.

## CALL Mode [µPD8085A CPUs]

In this mode, when an interrupt is acknowledged by the CPU, the  $\mu$ PD71059 outputs three bytes of interrupt data to the data bus in its  $\overline{\text{INTAK}}$  sequence. During the first  $\overline{\text{INTAK}}$  pulse from the CPU, the  $\mu$ PD71059 outputs the CALL opcode 0CDH. During the next  $\overline{\text{INTAK}}$  pulse, it outputs the lower byte of a two-byte interrupt routine address. During the third  $\overline{\text{INTAK}}$  pulse, it outputs the upper byte of the address. The CPU interprets these three bytes as a CALL instruction and executes the CALL interrupt routine. See figure 5 and the  $\overline{\text{INTAK}}$  sequence (CALL mode)  $\mu$ PD8085 diagram in the AC Timing Waveforms.

Interrupt routine addresses are set using words IW1 and IW2 during initialization. However, only the higher ten or eleven bits of the interrupt addresses are set,  $A_{15}\text{-}A_6$  or  $A_{15}\text{-}A_5$ . The  $\mu\text{PD71059}$  sets the remaining low bits (D5-D0 or D4-D0) to get the address of INTPn's interrupt routine. The addresses for INTP1-INTP7 are set in order of interrupt level. The space between interrupt addresses is determined by setting the AG4 bit (address gap 4 bytes) of IW1. When AG4 = 1, the interrupt routine starting addresses are 4 bytes apart. Therefore, the starting address for INTPn is the starting address for INTP0 plus four times n. When AG4 = 0, starting addresses are eight bytes apart, so the starting address for INTPn is the starting address for INTPn is the starting address for INTPn is the starting address for INTPn plus eight times n. See figure 6.

#### Vector Mode [μPD70108/70116 CPUs]

In the vector mode, the  $\mu$ PD71059 outputs a one-byte interrupt vector number to the data bus in the  $\overline{\text{INTAK}}$  sequence. The CPU uses that vector number to generate an interrupt routine address. See figure 7.

The higher five bits of the vector number,  $V_7$ - $V_3$ , are set by IW2 during initialization. The  $\mu$ PD71059 sets the remaining three bits to the number of the interrupt input (0 for INTP<sub>0</sub>, 1 for INTP<sub>1</sub>, etc). See figure 8.

The CPU generates an interrupt vector by multiplying the vector number by four, and using the result as the address of a location in an interrupt vector table located at addresses 000H-3FFH. See figure 9.

## System Scale Modes

The  $\mu$ PD71059 can operate in either single mode, with up to eight interrupt lines or extended mode, with more than one  $\mu$ PD71059 and more than eight interrupt lines. In extended mode a  $\mu$ PD71059 is in either master or slave mode.

Bit D<sub>1</sub>, SNGL (single mode), of the first initialization word IW1 designates the scale of the interrupt system. SNGL = 1 designates that only one  $\mu$ PD71059 is being used (single mode system). SNGL = 0 designates an extended mode system with a master and slave  $\mu$ PD71059s. In the single mode (SNGL = 1), the SV input and IW4 buffer mode bits D<sub>3</sub> and D<sub>2</sub> do not indicate a master/slave relation for the  $\mu$ PD71059.

#### Single Mode

This mode is the normal mode of  $\mu$ PD71059 operation. It has been described in the Interrupt Operation description. See figure 10 for a system example.

#### **Extended Mode**

In this mode, up to 64 interrupt requests can be processed using a master ( $\mu$ PD71059 in master mode) connected to a maximum of eight slaves ( $\mu$ PD71059s in slave mode). See figure 11 for a system example.










Figure 6. CALL Mode Interrupt Address Sequence

Address Lower Byte [ADL] During Second INTAK

AG4 = 1 (4-Byte Spacing Address)

Interrupt Level	D,	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D,	D <sub>o</sub>
INTP <sub>0</sub>	A,	A <sub>6</sub>	A <sub>5</sub>	0	0	0	0	0
INTP,	Α,	A <sub>6</sub>	A <sub>5</sub>	0	0	1	0	0
INTP <sub>2</sub>	A,	A <sub>6</sub>	A <sub>5</sub>	0	1	0	a	0
INTP <sub>3</sub>	Α,	A <sub>6</sub>	A <sub>5</sub>	0	1	1	a	0
INTP <sub>4</sub>	Α,	A <sub>6</sub>	A <sub>5</sub>	1	0	0	a	0
INTP <sub>5</sub>	Α,	A <sub>6</sub>	A <sub>5</sub>	1	0	1	0	0
INTP <sub>6</sub>	Α,	A <sub>6</sub>	A <sub>5</sub>	1	1	0	0	0
INTP,	Α,	A <sub>6</sub>	A <sub>5</sub>	1	1	1	0	0

AG4 = 0 (8-Byte Spacing Address)

Interrupt Level	0,	D <sub>6</sub>	D <sub>s</sub>	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D,	D <sub>o</sub>
INTP <sub>o</sub>	A,	A <sub>6</sub>	0	0	0	0	0	0
INT₽,	<b>A</b> <sub>7</sub>	A <sub>6</sub>	0	0	1	0	0	0
INTP <sub>2</sub>	<b>A</b> <sub>7</sub>	A <sub>6</sub>	0	1	0	0	0	0
INTP <sub>3</sub>	A,	A <sub>6</sub>	0	1	1	0	0	0
INTP <sub>4</sub>	A <sub>7</sub>	A <sub>6</sub>	1	0	0	0	0	0
INTP <sub>5</sub>	A,	A <sub>6</sub>	1	0	1	0	0	0
INTP <sub>6</sub>	A <sub>7</sub>	A <sub>6</sub>	1	1	0	0	0	0
INTP <sub>7</sub>	Α,	A <sub>6</sub>	1	1	1	0	0	0

Note: When AG4 = 0, bit A<sub>5</sub> is ignored.

• Address Higher Byte [ADH] During Third INTAK

	) <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	D,	D <sub>0</sub>
A	15	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	Aθ



Figure 7. Vector Mode Interrupt Sequence






Figure 8. Vector Numbers Output in Vector Mode

		`	Output Du		~				
Interrupt Levels	D,	D <sub>6</sub>	D <sub>s</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
INTPo	٧,	٧,	V <sub>5</sub>	V <sub>4</sub>	V <sub>3</sub>	0	0	0	
INTP <sub>1</sub>	٧,	V <sub>6</sub>	V <sub>s</sub>	V <sub>4</sub>	V <sub>3</sub>	0	0	1	
INTP <sub>2</sub>	٧,	V <sub>6</sub>	V <sub>5</sub>	V <sub>4</sub>	V <sub>3</sub>	0	1	0	
INTP <sub>3</sub>	V,	V <sub>6</sub>	V <sub>5</sub>	V <sub>4</sub>	V <sub>3</sub>	0	1	1	
INTP <sub>4</sub>	٧,	V <sub>6</sub>	V <sub>s</sub>	٧,	V <sub>3</sub>	1	0	0	
INTP <sub>5</sub>	٧,	V <sub>6</sub>	V <sub>5</sub>	٧,	V <sub>3</sub>	1	0	1	
INTP <sub>6</sub>	٧,	V <sub>6</sub>	V <sub>5</sub>	٧,	V <sub>3</sub>	1	1	0	
INTP <sub>7</sub>	٧,	V <sub>6</sub>	V <sub>5</sub>	٧,	V <sub>3</sub>	1	1	1	

Figure 9. Interrupt Vectors for the  $\mu$ PD70108/70116





Figure 10. Single Mode System








Figure 11. Extended System Example with Three Slaves

#### Master Mode

When a  $\mu$ PD71059 is a master in an extended mode system, S<sub>7</sub>-S<sub>0</sub> of IW3 (master mode) define which of INTP<sub>7</sub>-INTP<sub>0</sub> are inputs from slave  $\mu$ PD71059s or peripheral interrupts.

Consider an interrupt request from INTP<sub>n</sub>. If  $S_n = 0$ , the interrupt is from a peripheral (for example, INTP<sub>0</sub> of the master  $\mu$ PD71059 in Figure 11), and the  $\mu$ PD71059 treats it the same way it would if it were in the single mode.  $SA_2$ - $SA_0$  outputs are low level and the master provides the interrupt address or vector number.

If  $S_n=1$ , the interrupt is from a slave (for example, INTP<sub>7</sub> of the master). The master sends an interrupt to the CPU if the slave requesting the interrupt has priority. The master then outputs slave address n to pins SA<sub>2</sub>-SA<sub>0</sub> on the first  $\overline{\text{INTAK}}$  pulse by the CPU. It lets slave n perform the rest of the  $\overline{\text{INTAK}}$  sequence.

#### Slave Mode

When a slave receives an interrupt request from a peripheral, and the slave has no interrupts with higher priority in service, it sends an interrupt request to the master through its INT output. When the interrupt is accepted by the CPU through the master, the master outputs the slave's address on pins SA2-SA0. Each slave compares the address on SA2-SA0 to its own address. The slave that sent the interrupt will find a match. It completes the  $\overline{\text{INTAK}}$  sequence the same way as a single  $\mu\text{PD71059}$  would.

The master outputs slave address 0 when it is processing a non-slave interrupt. Therefore, do not use 0 as a slave address if there are less than eight slaves connected to the master.

Figures 12 and 13 show the interrupt operating sequences for slaves in the extended mode.



Figure 12. Interrupt from Slave (CALL Mode)







Figure 13. Interrupt from Slave (Vector Mode)





#### **Buffer and Non-Buffer Modes**

In a large system, a buffer may be needed by the  $\mu PD71059$  to drive the data bus. A buffer mode is supplied, with a signal to specify the buffer direction. In the buffer mode,  $\overline{SV}$  (BUFR/W) is used to select the buffer direction and  $\overline{SV}$  cannot be used to specify the master/slave mode. The master/slave selection must be set by IW4. IW4 bit  $D_3$ , BUF (buffer) and  $D_2$ ,  $B\overline{SV}$  (buffered slave) are used together to set the buffer mode and master/slave relation. When BUF = 0, the non-buffer mode is set and  $B\overline{SV}$  has no meaning. When BUF = 1, the buffer mode is set. In buffer mode, the  $\mu PD71059$  is a master when  $B\overline{SV} = 1$ , a slave when BSV = 0. See figure 14.

## **Nesting Modes**

The way a  $\mu$ PD71059 handles interrupts when there is already an interrupt in service depends on the nesting mode.

## **Normal Nesting Mode**

This mode is set when IW4 is not written or when IW4 has EXTN = 0. It is the most common nesting mode. See figure 15.

When an interrupt is being executed in this mode (corresponding bit of ISR = 1), only interrupt requests with higher priority can be accepted.

#### **Extended Nesting Mode**

This mode is only applicable to a master in the extended mode. A slave's eight interrupt priority levels become only one priority level when viewed by the master. Therefore, a request made by a slave with a higher priority than a previous request from the same slave will not be accepted. This cannot be called complete nesting since priority ranking within slaves loses its significance.

The extended nesting mode is set by setting bit D4 of IW4 in both the master and the slave. Interrupt requests of a higher level than the one currently being serviced can be accepted in the master from the same slave in the extended nesting mode.

Care should be exercised when issuing an FI (finish interrupt) command in the extended nesting mode. In an interrupt by a slave, the CPU first issues an FI command to the slave. Then, the CPU reads the slave's in-service register (ISR) to see if that slave still has interrupts in service. If there are no interrupts in service, (ISR = 00H) an FI command is issued to the master, as in the single mode when an interrupt is made by a peripheral.

Figure 14. Buffer Mode





Figure 15. Normal Nesting Mode





## **Exceptional Nesting Mode**

A  $\mu$ PD71059 in the normal or extended nesting mode cannot accept interrupts of a lower priority than the interrupts in service. Sometimes, however, it is desirable that requests with lower priority be accepted while higher-priority interrupts are being serviced. Setting the exceptional nesting mode allows this. After releasing the exceptional mode, the previous mode is resumed.

The exceptional nesting mode is controlled by the SNM (set nesting mode) and EXCN (exceptional nesting mode) bits ( $D_6$  and  $D_5$ ) of MCW. They set and release the exceptional nesting mode. The mode doesn't change when SNM = 0. Exceptional nesting is set if SNM and EXCN = 1 and released when SNM =1 and EXCN = 0.

Setting a bit in the IMW in the exceptional nesting mode, inhibits interrupts of that level and allows unmasked interrupts to all other levels, higher or lower priority.

The procedure for setting the exceptional nesting (EN) mode is as follows:


- (1) Read the ISR.
- (2) Write the ISR data to the IMR.
- (3) Set the exceptional nesting mode.

In this way, all interrupt requests not currently in service will be enabled.

Figure 16 (a) shows what happens if IMR is not set to ISR. When the exceptional nesting is set, bit 2 of ISR will be ignored, and bit 5 will be serviced. Servicing bit 5 will mask the lower priority interrupts 6 and 7. When the ISR is set equal to the IMR as in (b), all interrupts except 2 and 5 can be serviced when the exceptional nesting mode is set.

Issuing an FI command to a level masked by the exceptional nesting mode requires caution. Since the ISR bit is masked, the normal FI command will not work. For this reason, a specific FI command specifying the ISR bit must be issued. After the exceptional mode is released, the normal FI command may be used.

Figure 16. Exceptional Nesting Mode



# Finishing Interrupts (FI) and Changing the Priority Levels

The priority and finish control word (PFCW) issues FI commands and changes interrupt priorities.

#### Normal Fi Command

When a normal FI command is issued, the  $\mu$ PD71059 resets the ISR bit corresponding to the highest priority level selected from the interrupts in service. This operation assumes that the interrupt accepted last has ended.

When an interrupt routine changes the priority level or the exceptional nesting mode is set, this command will not operate correctly because the highest priority interrupt is not necessarily the last interrupt in service.



## Specific FI Command

								D <sub>0</sub>	
PFCW =	0	1	1	0	0	IL <sub>2</sub>	IL <sub>1</sub>	1L <sub>0</sub>	

When the specific FI command is issued, the  $\mu$ PD71059 resets the ISR bit designated by bits IL<sub>2</sub>-IL<sub>0</sub> of the PFCW. This command is used when the normal nesting mode isn't being used.

#### Self-FI Mode

When SFI of IW4 = 1, the  $\mu$ PD71059 is set to the self-FI mode. In this mode, the ISR bit corresponding to the interrupt is set and reset during the third INTAK pulse. Therefore, the CPU does not have to issue an FI command when the interrupt routine ends. In this mode, however, the ISR does not store the routine in service. Unless interrupts are disabled by the interrupt routine, newly generated interrupt requests are generated without priority limitation by the ISR. This can cause a stack overflow when frequent interrupt requests occur, or when the interrupt is level triggered.

#### **Self-FI Rotation**

Rotation of interrupt priorities can be added to the self-FI mode. In this case, the corresponding interrupt is set to the lowest priority level when a bit is reset in the ISR at the end of the INTAK sequence.

Self-FI Rotation Set:

Self-FI Rotation Reset:

#### **Normal Rotation FI Command**

When the normal rotation FI command is issued, the  $\mu$ PD71059 resets the ISR bit corresponding to the highest priority level selected from the interrupts in service, then rotates the priority levels so that the interrupt just completed has the lowest priority.

## **Specific Rotation FI Command**

When the specific rotation FI command is issued, the  $\mu$ PD71059 resets the ISR bit designated by bits IL<sub>2</sub>-IL<sub>0</sub> of the PFCW and rotates the interrupt priorities so that the interrupt just reset becomes the lowest priority. This change in priority levels is different from the normal nesting mode, therefore, it is the user's responsibility to manage nesting.

#### **Specific Rotation Command**

When the specific rotation command is issued, the  $\mu$ PD71059 sets the interrupt priority specified by IL<sub>2</sub>-IL<sub>0</sub> to the lowest priority. In this case also, the user must manage nesting.

# **Triggering Mode**

Bit  $D_3$  of the first initialization word, IW1, is LEV (level-trigger mode bit). LEV sets the trigger mode of the INTP inputs. The level-trigger mode is set when LEV = 1. The rising-edge-triggered mode is set when LEV = 0.

#### Edge-Trigger Mode

In the edge-trigger mode, an interrupt is detected by the rising edge of the signal on an INTP input. Although an IRR bit goes high when INTP is high, the IRR bit is not latched until the CPU returns an INTAK pulse. Therefore, the INTP input should be maintained high until INTAK is received. This filters out noise spikes on the INT lines. To send the next interrupt request, temporarily lower the INTP input, then raise it.



## Level-Trigger Mode

In the level-trigger mode, an IRR bit is set by the INTP input being at a high level. As in the edge-trigger mode, the INTP must be maintained high until the INTAK is received. Interrupts are requested as long as the INTP input remains high. Care should be taken so as not to cause a stack overflow in the CPU. See figure 17.

Note: The μPD71059 operates as if the INTP<sub>7</sub> interrupt had occurred if the INTAK pulse is sent to the μPD71059 by the CPU when the μPD71059 INT output level is low. Bit 7 of ISR is not set. Accordingly, if it is expected that this will occur, the INTP<sub>7</sub> interrupt should be reserved for servicing incomplete interrupts. The FI should not be issued for incomplete interrupts. See figure 18.

Figure 17. INTP input





Figure 18. Incomplete Interrupt Request




## **Polling Operation**

When polling, the CPU should disable its INT input. Next, it issues a polling command to the  $\mu$ PD71059 using MCW with POL = 1. This command sets the  $\mu$ PD71059 in polling mode until the CPU reads one of the  $\mu$ PD71059's registers.

When the CPU performs a read operation with  $A_0 = 0$  in the polling mode, polling data as shown in figure 19 is read instead of ISR or IRR. The  $\mu$ PD71059 then ends the polling mode.

Figure 19. Polling Data



The INT bit has the same meaning as the INT pin. When it is set to 1, it means that the  $\mu$ PD71059 has accepted an INTP input.

The  $PL_2$ - $PL_0$  (permitted level) bits show which INTP input requested an interrupt when INT = 1.

If INT in the polling data is 1, the  $\mu$ PD71059 sets the ISR bit corresponding to the interrupt level shown by bits PL<sub>2</sub>-PL<sub>0</sub> of the polling data and considers that interrupt as being executed. The CPU then processes the interrupt accordingly, based on the polling data read. An FI command should be issued when this processing ends.

Note: When a read is performed with A0=1 after the polling command is sent to the  $\mu$ PD71059, the IMR will be read instead of polling data. However, when the polling command is sent, the  $\mu$ PD71059 operates in the same manner when  $A_0=0$  as it does when  $A_0=1$ . This means that although  $A_0$  was set to 1, the  $\mu$ PD71059 will send the contents of the IMR, but it will also set an ISR bit just as it would if A0 had been set to zero. This may disturb the nesting. Therefore, performing a read operation with  $A_0=1$  immediately after sending the polling command should be avoided.