

## VHDL | FPGA synthesis

### Environment

Nous utiliserons la suite logicielle **Vivado** de **Xilinx** (now AMD) qui regroupe sous une même interface graphique un ensemble intégrant les outils de compilation, élaboration, synthèse et simulation de code HDL. A noter également la présence de l'outil **Vitis\_HLS** qui permet l'exploration architecturale à partir de code C/C++. En complément, nous disposons également du simulateur **QuestaSim** (formerly known as **modelsim**).

Enfin, accessibles à tous sans licence, les outils **ghdl** et **gtkwave** vous permettent vos premiers pas dans l'univers du VHDL.

Quelques fonctions de conversions :

- $\text{conv_std_logic_vector}(\text{integer}, \text{size}) \Rightarrow \text{std\_logic\_vector}$  use ieee.std\_logic\_arith.all
- $\text{conv_integer}(\text{std\_logic\_vector}) \Rightarrow \text{integer}$  use ieee.std\_logic\_unsigned.all
- $\text{to_stdlogicvector}(\text{bit\_vector}) \Rightarrow \text{std\_logic\_vector}$  use ieee.std\_logic\_1164.all
- $F \leq \text{std\_logic}(\text{signal A or signal B}) \Rightarrow \text{std\_logic}$  conversion en std\_logic

### Design Flow

- **Compilation** des entités, architectures, [*configurations*] et d'une architecture de test.
- **Élaboration** de l'architecture de test précédemment compilée générant un *snapshot*.
- **Simulation** du *snapshot*.


### GHDL & GTKwave for behavioural simulation

```
* Compilation
ghdl -a --ieee=synopsys -fexplicit <packages.vhd> <components.vhd> <testbench.vhd>

* Elaborate
ghdl -e --ieee=synopsys -fexplicit testbench

* Run simulation
ghdl -r --ieee=synopsys -fexplicit testbench --wave=testbench.ghw

* View results
gtkwave testbench.ghw
```



## Links

Master Secil/Siame VHDL

<https://moodle.univ-tlse3.fr/mod/page/view.php?id=456296>

(you'll find some useful links intended to speed up your learning curve)

VHDL course

[https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/VHDL\\_course.pdf](https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/VHDL_course.pdf)

VHDL 4 FPGA synthesis practical exercises ([this file](#))

[https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/VHDL\\_practical\\_exercises.pdf](https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/VHDL_practical_exercises.pdf)

## Table of contents

Environment.....	1
GHDL & GTKwave for behavioural simulation.....	1
Links.....	2
<b>Xilinx Vivado setup.....</b>	<b>5</b>
additional IP blocks.....	5
Practical exercises base files.....	7
<b>TP1 - Pulse generator.....</b>	<b>8</b>
project setup.....	8
pulse_gen design.....	12
behavioural simulation.....	12
pulse_gen generic parameter(s).....	14
design synthesis.....	15
post-synthesis simulation.....	15
<b>TP2 - Pulse generator synthesis.....</b>	<b>16</b>
top-level synthesis and generic parameters.....	16
comment-out generic map.....	17
post-synthesis timing simulation.....	18
pulse_gen with synchronous RST.....	18
<b>TP3 - Pulse generator constraints.....</b>	<b>19</b>
Timing constraints.....	19
pulse_gen unconstrained paths.....	20
Synthesis Constraints Wizard.....	21
Implementation Constraints Wizard.....	22
Full timings simulation.....	23
[master2] Bitstream generation and hardware download.....	23
<b>TP4 - Synthesizable Log2 function.....</b>	<b>24</b>
log2 @ cpu_package.....	24
log2 hardware component.....	24
[master2] optimized log2 component.....	26
<b>TP5 - Registers bank for Risc processor.....</b>	<b>27</b>
generic parameters.....	27
Behavioural simulation.....	27
Registers Bypass design and simulation.....	28
Synthesis with constraints.....	28
[master2] BRAM inference and maximum reachable frequency.....	29
<b>TP6 - Memory bank for RISC processor.....</b>	<b>30</b>
Simulation.....	30
[master2] bitstream & JTAG debug.....	32
<b>TP7 - dual ports FIFO.....</b>	<b>33</b>
Behavioural simulation.....	34
Synthesis.....	34
<b>TP8 - BLDC controller.....</b>	<b>35</b>
Speed control.....	36
BLDC controller.....	37
Use case.....	37

Links.....	37
<b>[M2] Zybo Z7-20 board.....</b>	<b>39</b>
Links.....	40
<b>[M2] PWM.....</b>	<b>41</b>
Behavioural simulation.....	41
Synthesis and Implementation.....	42
Post-synthesis simulation.....	42
IO planning (implementation).....	42
Bitstream generation.....	45
Hardware Manager.....	45
[optional] Bitstream readback.....	45
Download bitstream.....	46
Tests 😊.....	46
<b>[M2] my AXI-enabled PWM IP.....</b>	<b>47</b>
Links.....	49
Editing an IP from main project.....	50
IP customization.....	51
[optional] AXI simulation with the AXI VIP.....	55
Block design.....	56
Bitstream generation and export hardware.....	58
Launch Vitis IDE.....	60
Compilation.....	65
Zybo board   JTAG mode.....	65
<b>[M2] AXI IP encoder.....</b>	<b>67</b>
<b>[M2] PicoRV32.....</b>	<b>68</b>
.....	69
Tp1-1 : Banc Registres double port lecture pour µP RISC.....	70
Tp1-2 : Simulation Banc Registres.....	70
Tp1-3 : Banc Registres générique.....	73
Tp1-4 : Bypass D→Q.....	73
Tp2-1 : Banc Mémoire pour µP RISC.....	78
Tp2-2 : Simulation Banc Mémoire.....	79
Tp3-1 : Additionneur Carry Look-Ahead.....	82
Tp3-2 : Simulation Adder_CLA.....	82
Tp4-1 : Unité Arithmétique Logique (ALU).....	86
Tp4-2 : Simulation ALU.....	87
Tp5-1 : Banc Mémoire pour µP RISC.....	90
Tp5-2 : Simulation Banc Mémoire.....	91
Tp6-1 : DATAPATH.....	94
Tp6-2 : Simulation Processeur RISC.....	94
Tp7-1 : Unité de Contrôle.....	96
Tp8-1 : FIFO double port.....	98
Tp8-2 : Simulation FIFO double port.....	99
Tp9-1 : Mémoire Statique Synchrone.....	102
Tp9-2 : Banc mémoire pour processeur.....	104



# Xilinx Vivado setup

Vivado is part of the '**Hardware targets**' tools from Xilinx ecosystem. It enables you to design FPGA's content through its UI, to synthesise and to simulate them.

*Note: it's also possible to simulate your design with external tools like **modelsim** ... some additional setup and extra care are required.*

According to the envisioned targets, there exists two flavours:

- Xilinx ISE ⇒ for series 6 and older FPGA
- Xilinx Vivado ⇒ for series 7 and newer boards

We'll make use of the **Xilinx Vivado** tools in combination with our **Zybo**, **Zybo-z7** and **Pynq** boards. For more advanced designs, for example those that make use of the embedded ARM processor (Hard IP<sup>1</sup>), you'll need to have access to Intellectual Property blocks coming both from Xilinx and third-party designers.

Regarding the boards support files, extra care has already been undertaken leading to a seamless access to the boards definitions themselves. Henceforth, you'll just need to select the proper board from the Vivado's UI.


## additional IP blocks

**Zybo** boards (and derivatives) from **Digilent** manufacturer makes use of specific IPs blocks. Those IPs have already been copied within the Xilinx tools repository, but you need to register them on a per user basis.

Launch the tools suite


```
vivado
```

From main UI → *Tools* → *Settings*




Project → **Target Language** → **VHDL**

<sup>1</sup> IP stands for Intellectual Property. ARM processors in Zynq devices are **Hard IPs** while others will be **Soft IPs**.



*IP Defaults → IP catalog → add vivado-library path*



## Practical exercises base files


In order to ease things a bit, you can start from files available at

[M1] <https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/M1/>

[M2] <https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/M2/>

# TP1 - Pulse generator

This first exercise will enable you to undertake a **behavioural** simulation of a simple component: a **pulse generator**.



As a first step, retrieve the following files


```
https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/M1/pulse\_gen.vhd
https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/M1/test\_pulse\_gen.vhd
```

## project setup

Launch the Vivado tools suite

```
vivado
```

You create a first project named 'zybo-tp1'



This is a RTL project but we'll add files later




... click on boards and select Zybo-Z7-20

The screenshot shows the 'Default Part' dialog with the 'Boards' tab selected. A pink arrow points from the text below to the 'Zybo Z7-20' row in the table. The table displays the following data:

Display Name	Preview	Status	Vendor	File Version	Part	I/O Pin Count	Board Rev	Availal
Zybo Z7-10		Installed	dililentinc.com	1.1	xc7z010clg400-1	400	B.2	100
Zybo Z7-20		Installed	dililentinc.com	1.1	xc7z020clg400-1	400	B.2	125


The project is now initialised, the main UI will appear and we'll start to add files



We'll start to add 'design sources' files



select 'pulse\_gen.vhd' with 'copy sources into project' option **disabled**




*there are some errors ... quite normal since it's not finished*

Now we'll add a simulation file in order to test our future pulse generator. Click on 'add file' in the project navigation bar and select 'simulation sources':



*select 'test\_pulse\_gen.vhd' along with 'copy sources into project' option disabled*




## pulse\_gen design

Our pulse generator will feature a **1MHz input clock**, an **asynchronous active low RST** line and will deliver a 1s output pulse. To achieve this, you need to complete the 'pulse\_gen.vhd' file.

The test bench file 'test\_pulse\_gen.vhd' is a **test architecture** (i.e without I/O) that will define both a 1MHz internal clock, a timeout process along with another process that will feed signals on your pulse\_gen component.

*Note: in order to clarify the simulation results, you'll set a pulse output every ten MCLK's rising edge.*




## behavioural simulation

After having completed the 'pulse\_gen.vhd' file, it's now time to achieve your first simulation. It is worth mentioning that there exists 3 levels of simulation:


- **behavioural** → to test functionalities of your design,
- **post-synthesis** → inner components of your design are mapped on hardware resources, now you'll have propagation delays,
- **post-implementation** (i.e place and route) → post-synthesis + routing delays like in real life.

Hence we'll start with the first level of simulation: **behavioural**

On the vertical side panel, click 'Run Simulation' and select 'Run Behavioural Simulation'



You'll need to specify a **10s simulation time**, **restart simulation button** then **run for specified time** button and finally press **zoom fit** button.



Now ... Why did you get such an '**ASSERTION ERROR**' in your test bench ??

The screenshot shows a VHDL code editor with the following code:

```

83 -- ADD NEW SEQUENCE HERE
84
85 -- LATEST COMMAND (NE PAS ENLEVER !!!)
86 wait until (E_CLK='0'); wait for clkpulse*3;
87 assert FALSE report "FIN DE SIMULATION" severity FAILURE;
88
89 end process P_TEST;
90
91 end behaviour;

```

A red circle with a question mark is placed around the 'assert FALSE' line. The line itself is highlighted in yellow. The bottom part of the interface shows the 'Tcl Console' tab with the command 'run 10 s' and its output:

```

run 10 s
Failure: FIN DE SIMULATION
Time: 14 us Iteration: 0 Process: /test_pulse_gen/P_TEST File: /nfs/home/francois/zybo-tpl/zybo-tpl.srcs/sim_1/imports/VHDL/test_pulse_ge
$finish called at time : 14 us : File "/nfs/home/francois/zybo-tpl/zybo-tpl.srcs/sim_1/imports/VHDL/test_pulse_gen.vhd" Line 87

```

**>>> WELL DONE, you successfully ran your simulation test bench <<<**

### pulse\_gen generic parameter(s)

You'll now add the **MAX\_CPT** generic parameter to your pulse\_gen component. Its default value will be set to **1E06**.

Update pulse\_gen architecture.

Update `test_pulse_gen.vhd` to apply **MAX\_CPT=10** at the ppgen0 instantiation, then **restart the behavioural simulation**.


```
entity pulse_gen is
  generic (
    MAX_CPT : natural := 1E06
  );
  port (
    RST, MCLK: in std_logic;
    P : out std_logic
  );
end pulse_gen;
```

## design synthesis

Well now synthesise our design ⇒ Vivado will instantiate hardware elements like flip-flops, logic cells etc to implement your design.

In the 'Design Runs' tab (lowest part of UI), click the green arrow and click OK not modifying default synthesis parameters.

Tcl Console	Messages	Log	Reports	Design Runs	x					
		Search	Filter	Back	Forward	Next	Previous	OK	Cancel	%
Name	Constraints	Status	WNS	TNS	WHS	THS				
synth_1	constrs_1	Not started								
impl_1	constrs_1	Not started								




After your design has been successfully synthesised, select the 'View Reports' option.

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	28	0	0	17600	0.16
LUT as Logic	28	0	0	17600	0.16
LUT as Memory	0	0	0	6000	0.00
Slice Registers	21	0	0	35200	0.06
Register as Flip Flop	21	0	0	35200	0.06
Register as Latch	0	0	0	35200	0.00
F7 Muxes	0	0	0	8800	0.00
F8 Muxes	0	0	0	4400	0.00

## post-synthesis simulation

Now having your design synthesised, click on the 'Run Simulation' on the side panel and choose post-synthesis Timing Simulation



>>> What's happening ? What do you conclude ?? <<<

# TP2 - Pulse generator synthesis

In the previous practical exercises [TP1 - Pulse generator](#), we've not been able to simulate the synthesised design ... because synthesis applied **default generic values** and thus removed the generic parameter !

Hence, we need to manage two issues:

- having our `pulse_gen` component synthesised with the requested generic value,
- remove **generic map** from `test_pulse_gen.vhd` since our **synthesised component** does not exhibit generic parameters

*Note: it is worth mentioning that this issue only occurs with top-level designs having generic parameters.*


## top-level synthesis and generic parameters

In order to give generic parameters values to top-level components, you'll need to create a TCL file at the root of your project:

- `pulse_gen_synth.pre.tcl`


```
# set generic parameter for synthesis
set_property generic {MAX_CPT=8} [current_fileset]
```

Settings → Project Settings → Synthesis → tcl.pre field



Then,  
this new

file will appear as an utility source file



New synthesis run will report differently this time:

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	3	0	0	17600	0.02
LUT as Logic	3	0	0	17600	0.02
LUT as Memory	0	0	0	6000	0.00
Slice Registers	4	0	0	35200	0.01
Register as Flip Flop	4	0	0	35200	0.01
Register as Latch	0	0	0	35200	0.00
F7 Muxes	0	0	0	8800	0.00
F8 Muxes	0	0	0	4400	0.00

Ref Name	Used	Functional Category
<b>FDCE</b>	4	Flop & Latch
LUT3	3	LUT
LUT1	2	LUT
IBUF	2	IO
OBUF	1	IO
BUFG	1	Clock

FDCE: D flip-flop with Clock Enable and Asynchronous Clear  
 FDPE: D flip-flop with Clock Enable and Asynchronous Preset  
 FDSE: D flip-flop with Clock Enable and Synchronous Set  
 FDRE: D flip-flop with Clock Enable and Synchronous Reset  
[\[ug901\] Xilinx Vivado design suite user guide: synthesis](#)


## comment-out generic map

- test\_pulse\_gen.vhd

```
-- instantiation et mapping du composant registres
pgen0 : entity work.pulse_gen(behaviour)
--          generic map (10)
          port map (MCLK => E_CLK,
                     RST => E_RST,
                     P => E_P);
```


## post-synthesis timing simulation

Restart the post-synthesis timing simulation, your output ought to change according to MAX\_CPT value.



>>> Do you notice something ?? <<<

**Propagation delays** now appear between E\_CLK rising edge and E\_P output update:



⇒ What's the **MCLK's maximum frequency** of your pulse\_gen component on this chip ?

$$f = \frac{1}{T}$$

## pulse\_gen with synchronous RST

This time, we'd like you to modify your pulse\_gen architecture to implement a **synchronous** reset.

Ref Name	Used	Functional Category
FDRE	4	Flop & Latch
LUT4	2	LUT
IBUF	2	IO
OBUF	1	IO
LUT3	1	LUT
LUT2	1	LUT
LUT1	1	LUT
BUFG	1	Clock

FDCE: D flip-flop with Clock Enable and Asynchronous Clear  
 FDPE: D flip-flop with Clock Enable and Asynchronous Preset  
 FDSE: D flip-flop with Clock Enable and Synchronous Set  
 FDRE: D flip-flop with Clock Enable and Synchronous Reset  
*see [ug901] Xilinx Vivado design suite user guide: synthesis*

What do you notice on chronogrammes ? regarding the instantiated resources ??


# TP3 - Pulse generator constraints

In the previous exercises, we simulated our `pulse_gen` component **without any timing constraints** to validate against ... hence the unconstrained paths reported by the Vivado's **Report Timing summary** (left toolbar *Synthesis* → *Report Timing Summary*)  
 see [pulse\\_gen unconstrained paths](#) on next page

## Timing constraints


A *constraint file* enables you to express timing requirements against a clock frequency your design is supposed to perform with. In subsequent practical exercises, you'll discover that this constraint file is also used for I/O Planning (i.e which IO ports your design makes use of). These files exhibit a `.xdc` extension.

You'll now create a constraint file. To achieve this, click on '+' in Sources area and select add or Create constraints → create a file named '`pulse_gen.xdc`'



Your design now features a new constraint file named '`pulse_gen.xdc`'.

Instead of trying to fill it on yourself, we'll make use of the *Synthesis* → **Constraints Wizard**



## pulse\_gen unconstrained paths

Sources Netlist ? □ S

Project Summary x| pulse\_gen\_synth.pre.tcl x| pulse\_gen.vhd x| test\_pulse\_gen.vhd x| pulse\_gen.xdc x| **Schematic** x ? □ S

N pulse\_gen  
Nets (17)  
Leaf Cells (15)  
GND (GND)  
MCLK\_IBUF\_BUFG\_inst (BUFG)  
MCLK\_IBUF\_inst (IBUF)  
P\_i\_1 (LUT1)

Path Properties ? □ S  
Path 1  
Data Path

MCLK → MCLK\_IBUF\_inst → IBUF → MCLK\_IBUF\_BUFG\_inst → BUFG → ppulse.cpt\_reg[0] → LUT4 → ppulse.cpt[1]\_i\_1 → LUT4 → ppulse.cpt[2]\_i\_1 → LUT4 → P\_i\_1 → P\_i\_2 → Preg → P\_OBUF\_inst → OBUF → P

RST → RST\_IBUF\_inst → IBUF → ppulse.cpt[0]\_i\_1 → LUT2 → ppulse.cpt[1]\_i\_1 → LUT4 → ppulse.cpt[2]\_i\_1 → LUT4 → P\_i\_1 → P\_i\_2 → Preg → P\_OBUF\_inst → OBUF → P

Tcl Console Messages Log Reports Design Runs Timing x  
? □ S

Q | C | H | I | U | M | S | Unconstrained Paths - NONE - NONE - Setup

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination
Path 1	$\infty$	2	2	1	P_reg/C	P	4.076	3.276	0.800	$\infty$		
Path 2	$\infty$	2	3	4	RST	P_reg/R	2.682	1.106	1.576	$\infty$	input port clock	
Path 3	$\infty$	2	3	4	RST	ppulse.cpt_reg[0]/D	1.906	1.106	0.800	$\infty$	input port clock	
Path 4	$\infty$	2	3	4	RST	ppulse.cpt_reg[1]/D	1.906	1.106	0.800	$\infty$	input port clock	
Path 5	$\infty$	2	3	4	RST	ppulse.cpt_reg[2]/D	1.900	1.100	0.800	$\infty$	input port clock	
Path 6	$\infty$	2	2	3	ppulse.cpt_reg[2]/C	P_reg/D	1.510	0.751	0.759	$\infty$		

Timing Summary - timing\_1

## Synthesis Constraints Wizard

The first time you click on this feature, it will ask you to select a target (i.e which XDC file)  $\Rightarrow$  pulse\_gen.xdc  
The second time, the wizard will start :)

In this application case, we'll only focus on the MCLK constraints. Set MCLK as being a 125MHz clock then *skip to finish*.

Object	Name	Frequency (MHz)	Period (ns)	Rise At (ns)	Fall At (ns)	Jitter (ns)
<input checked="" type="checkbox"/> MCLK	MCLK	125.000	8.000	0.000	4.000	

This will lead to a constraint rule added to your pulse\_gen.xdc :

```
# Master Clock timing constraint
create_clock -period 8.000 -name MCLK -waveform {0.000 4.000} [get_ports MCLK]
```

Note: this rule DOES NOT DEFINE a clock, instead, it specifies a clk our system is supposed to comply with.

Now you restart Synthesis  $\rightarrow$  Report Timing summary

Setup	Hold
Worst Negative Slack (WNS): 6.307 ns	Worst Hold Slack (WHS): 0.142 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4	Total Number of Endpoints: 4

All user specified timing constraints are met.

>>> Slack OUGHT to be positive <<<

Setup slack: Required time - Arrival time  $\rightarrow$  delay before next CLK front that will memorize the data

Hold slack: Arrival time - Required time  $\rightarrow$  delay the data change after the CLK front.


Introduction to slack and others timing considerations in FPGAs

[http://www.ece.utep.edu/courses/web5375/Notes\\_files/ee5375\\_timing\\_fpga.pdf](http://www.ece.utep.edu/courses/web5375/Notes_files/ee5375_timing_fpga.pdf)

## Implementation Constraints Wizard

Why did we choose 125MHz for MCLK in the previous example ?


That's because the Zybo board features an independent PL\_CLK at 125MHz coming from the onboard Ethernet IC.




As shown in the upper figure, you can see that the **K17** pin is used as the **PL\_CLK** input. Additionally, **E17** pin will be able to reset the Ethernet IC hence suspending the 125MHz clock.

Up To now, we've been through the synthesis process that translates your VHDL code to instantiated physical elements of our FPGA. Next step is to map IO pads to our design ⇒ IO planning

*Implementation → Run Implementation , then select layout  
→ IO planning in the Vivado upper tool bar.*



Below is a detailed overview of buttons and leds available on the Zybo board (switches not shown).



Now you'll affect Zybo GPIO to our `pulse_gen` ports according to the following setup:

Tcl Console	Messages	Log	Reports	Design Runs	Timing	Power	Methodology	DRC	Package Pins	I/O Ports	x			
<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> + <input type="checkbox"/>														
Name	Direction	Board Part Pin	Board Part Interface	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std						
<b>All ports (3)</b>														
<b>Scalar ports (3)</b>														
MCLK	IN				K17	✓	35	LVCMS33*						
P	OUT				M14	✓	35	LVCMS33*						
RST	IN				R18	✓	34	LVCMS33*						

When finished, save as **CTRL + S** → Vivado will ask you whether it ought to save these constraints in the default constraints file (i.e pulse\_gen.xdc) → yes !

In the end, your pulse\_gen.xdc file ought to looks like this:

```
# Master Clock timing constraint
create_clock -period 8.000 -name MCLK -waveform {0.000 4.000} [get_ports MCLK]

set_property PACKAGE_PIN K17 [get_ports MCLK]
set_property IOSTANDARD LVCMS33 [get_ports MCLK]

set_property PACKAGE_PIN M14 [get_ports P]
set_property IOSTANDARD LVCMS33 [get_ports P]

set_property PACKAGE_PIN R18 [get_ports RST]
set_property IOSTANDARD LVCMS33 [get_ports RST]
```

... a more elegant way is to make use of the 'dict' feature: pulse\_gen.xdc

```
# Master Clock timing constraint
set_property -dict { PACKAGE_PIN K17 IOSTANDARD LVCMS33 } [get_ports MCLK];
create_clock -period 8.000 -name MCLK -waveform {0.000 4.000} [get_ports MCLK];

# Reset (warning pull down resistors on board)
set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMS33 } [get_ports RST];

# P output
set_property -dict { PACKAGE_PIN M14 IOSTANDARD LVCMS33 } [get_ports P];
```

It's now time to restart Synthesis + Implementation :)

## Full timings simulation


This time, you'll select:

Simulation

→ Run Simulation

→ Post-Implementation timing simulation

What do you observe ??




## [master2] Bitstream generation and hardware download

Ultimate step that will generate the .bit file. This file will get downloaded into the FPGA's config RAM that will organise all resources as specified in synthesis and implementation steps. This file will get downloaded through JTAG (usb prog port) (*hint: change the pulse duration to be able to see it!*)

# TP4 - Synthesizable Log2 function

This time, we'd like you to write a **synthesizable** Log2 component that will feature the following generic parameter(s):

- **BUS\_WIDTH** : size of input and output buses with **8** as default value



## log2 @ cpu\_package

Once you retrieved the 'cpu\_package.0.vhd' file, you'll find definition for several log2 (overloaded) functions:

```
-- fonction log2
--           calcule le logarithme base2 d'un entier naturel, ou plus exactement
--           renvoie le nombre de bits nécessaires pour coder une valeur
function log2 (I: in natural) return natural;
function log2 (vI: in std_logic_vector) return std_logic_vector;
```

Your first task will be to implement a synthesizable version of the log2 function in the package body part of the `cpu_package` file.

Run a behavioral simulation by means of the '`test_log2.vhd`' file.


## log2 hardware component

As you noticed, your log2 function exhibits **unconstrained** `std_logic_vector` both as input and output. Synthesis can manage this situation by dynamically selecting the proper bus size through component instantiation.

⇒ complete the '`log2_hw.vhd`' file with the generic parameter **BUS\_WIDTH**; your architecture will make use of your previously written log2 function.

Undertake a **post-synthesis timing** simulation.

**Next step:** have a closer look at the schematic of the resulting synthesis: what do you notice on output ??




## [master2] optimized log2 component

In order to overcome the issue related to the wrong size of the log2 component's output, you'll need to:


- reshape output and subsequents to `std_logic_vector(log2(BUS_WIDTH) - 1 downto 0)` ;
- import your `log2` function from `cpu_package` as a new `myLog2` function to settle in the declarative part of your `log2` component's architecture.

Undertake a **post-synthesis timing** simulation and have a look at the generated schematic that ought to looks like this later:



# TP5 - Registers bank for Risc processor

We'd like you to create a bank of 8 registers 32 bits featuring dual read access. One notable point is that reading register 0 always sends back value 0.



Signals featuring "\*" means that they are active low. ADR\_A and ADR\_B addresses buses lead to asynchronous reading on ports QA and QB respectively.

RST\* is synchronous and leads to all registers filled with 0. Write operations through ADR\_W and active W\* signal will be undertaken on the rising edge of CLK.

## generic parameters

- **DBUS\_WIDTH** internal words and data buses size, default to **32**
- **ABUS\_WIDTH** size of all addresses buses, default to **5**

## Notes


To declare a 32bits wide 8 registers bank in the declarative part of your architecture:

```
type FILE_REGS is array (integer range 0 to (2**5)-1) of std_logic_vector (31 downto 0);
signal REGS : FILE_REGS;
```

## Behavioural simulation


You'll complete the design of our registers bank from the 'registres.0.vhd' file and then, add the simulation source 'test\_registers.0.vhd'.

Note: to gain access to ALL signals in objects and below, you'll need to tell the simulator to undertake a recursive inclusion



Around 80ns in the waveform window, you notice an **issue** that occurs whenever the processor is trying to **read and write** the same register at the same time !

To overcome this feature bug, we want you to implement the **bypass mechanism**.



## Registers Bypass design and simulation

We need to detect the condition which lead to the previously mentioned issue:

**If write and ADR\_A or ADR\_B equal ADR\_W then QA or QB <= D.**

This time, you'll need to **remove** the 'registres.0.vhd' file with the new one 'registres.**1**.vhd'. In this file, we want you to rewrite in the concurrent area of your architecture the two existing processes named P\_READQA and P\_READQB.

Check the operability of your **bypass** by means of a **behavioural simulation**.

## Synthesis with constraints

This step will try to tackle the following objectives:

- determining the **maximum frequency** a processor can access our bank of registers,
- use **BlockRAMs** instead of traditional FF


*Note:* remember to set generic parameters for synthesis as what has been done in [top-level synthesis and generic parameters](#)

*Note:* in a similar way to what was done in [Synthesis Constraints Wizard](#), define the same 125MHz clock.

Ref Name	Used	Functional Category	Site Type	Used	Fixed	Prohibited	Available	Util%
FDRE	<b>224</b>	Flop & Latch	Block RAM Tile	0	0		0	60 0.00
LUT5	128	LUT	RAMB36/FIFO*	0	0		0	60 0.00
LUT6	66	LUT	RAMB18	0	0		0	120 0.00
obuf	64	IO						
MUXF7	64	MuxFx						
IBUF	44	IO						
LUT4	7	LUT						
LUT3	2	LUT						
LUT1	1	LUT						
BUFG	1	Clock						

We're not using any **BRAM** primitives :(

To found out the maximum affordable frequency of our design, we need to discover the longest path in our design  $\Rightarrow$  *Synthesis*  $\rightarrow$  *Report Timing summary*




Then, as you may already have guessed ... the longest path is when you're undertaking both read and write operations on the same register involving all of the bypass logic  
 ⇒ 150MHz will be our most achievable operational frequency.

## [master2] BRAM inference and maximum reachable frequency

For comparison purposes, we want you to design our bank of registers by means of Block RAM primitives. You'll drive synthesis and post-synthesis timing simulation to find out the max sustainable frequency.

Below is **ug473** excerpt showing **WRITE\_FIRST** (i.e transparent mode) policy. Note that pipeline register output s not used




To achieve this, best is to start with [TP6 - Memory bank for RISC processor](#)

# TP6 - Memory bank for RISC processor

We propose you to carry out our future data & instructions L1 caches as a generic memory bank featuring the following parameters:

- **DBUS\_WIDTH** internal words and data buses size, default to **32**
- **MEM\_SIZE** nb words within our memory bank, default to **8**
- **FILENAME** file whose content will be our memory bank defaults values, default to *empty string*.




## Functional principle

**RST\*** will be **synchronous**. It either enables loading a file's content whose name has been given as the generic parameter **FILENAME**, or all memory elements will get assigned value **0**.

EN signal validates memory access whose address is set on the ADR bus while WEN signal will tell this operation is a write (i.e read otherwise). On the next rising edge of CLK, data will be set on the DO bus (read) or written within the corresponding word.

**Memory mapping: 1@ → 1 word**

EN disabled ⇒ DO sets to high impedance **Z**.



## Simulation

Undertake a behavioural simulation of your memory component by means of the '`memory.3.vhd`' and '`test_memory.3.vhd`' test bench. You'll also need your '`cpu_package.0.vhd`' as source file (log2 function) along with the '`rom_file.0.vhd`' that will get used to pre-fill your memory on reset.

*Note: '`rom_file.0.txt`' ought to be added as source file (it will be tagged as TEXT file).*

**WARNING:** in 'test\_memory.3.vhd', you ought to specify the absolute filename to the 'rom\_file.0.txt' file:

```
.....
constant FILENAME : string := "/home/<user>/tpvhdl/rom_file.0.txt";
.....
```

Once functional behaviour is achieved, start **design synthesis** and then carry out a **post-synthesis timing simulation** to determine the maximum sustainable frequency.

*Hint: don't forget to add the following pre-synthesis constraints like what was done in [top-level synthesis and generic parameters](#)*

- memory\_synth.pre.tcl

```
# set generic parameter for synthesis
set_property generic {DBUS_WIDTH=32 MEM_SIZE=32 FILENAME="rom_file.0.txt"} [current_fileset]
```

*Note: below some size threshold, Vivado may decide to infer RAM as distributed RAM (i.e LUT)*

>>> How many BRAM did you infer ??? <<<

### Block RAM inference

As you may have noticed, you'll need your previously written **log2** function to express the size of the ADR bus. Starting from the `memory.3.vhd` file, you infer Block RAMs from the Xilinx architecture.

*Hint: have a look at ug901 'RAM HDL Coding Techniques' to know how to infer BRAM at synthesis without any architecture specific component instantiation.*


⇒ you discover that you need to remove the RST line and disable the 'Z' feature when EN='0'


Restart design synthesis and observe the output results:

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	0	0		17600	0.00
LUT as Logic	0	0		17600	0.00
LUT as Memory	0	0		6000	0.00
Slice Registers	0	0		35200	0.00
Register as Flip Flop	0	0		35200	0.00
Register as Latch	0	0		35200	0.00
F7 Muxes	0	0		8800	0.00
F8 Muxes	0	0		4400	0.00

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0.5	0		60	0.83
RAMB36/FIFO*	0	0		60	0.00
RAMB18	1	0		120	0.83
RAMB18E1 only	1				





Ok, good you really got so far :)

Unfortunately, whatever simulator you may use, VHDL timing simulation does not exist for Xilinx primitives (only verilog and system verilog) ... ⇒ it's time to test in real life :)

### [master2] bitstream & JTAG debug

Same steps as [\[master2\] Bitstream generation and hardware download](#) then open the **Hardware Debugger**

*to be continued ...*

# TP7 - dual ports FIFO

On se propose de réaliser une FIFO\* synchrone double port selon les caractéristiques génériques suivantes :

- **DBUS\_WIDTH** Taille d'un mot du banc avec 32 bits par défaut.
- **ABUS\_WIDTH** Profondeur d'utilisation avec 3 bits d'adresse par défaut - soit  $2^{**}3$  mots -.

\*First In First Out



## Principe de fonctionnement

Le signal RST\*, synchrone, remet à **0** les pointeurs lecture et écriture **mais n'efface pas** le contenu des registres. Il positionne également la sortie **DO <= 'Z'**.

Tant que WEN\* est actif, la FIFO continue de se remplir de façon circulaire à chaque **front montant** d'horloge écrasant ainsi les données les plus anciennes.


Tant que REN\* est actif, la FIFO continue de présenter une donnée sur le bus à chaque **front montant** d'horloge jusqu'à être vide, auquel cas elle présentera la valeur **0**.

Le bus de sortie Q devant être raccordé à d'autres unités, la sortie passe en haute impédance quand REN\* inactif.


Les signaux EMPTY, MID et FULL représentent respectivement l'état vide, au moins à moitié plein\* et plein. Ces derniers seront mis à jour sur front montant d'horloge.

\*Le signal MID='1' quand remplissage FIFO  $\geq 50\%$ .

Les signaux WEN\* et REN\* peuvent être actifs simultanément.



## Chronogramme



## Implémentation

Vous compléterez le fichier `fifo.0.vhd` comprenant entité et architecture.

La lecture / écriture étant circulaire, vous ferez attention aux conditions limites pour l'établissement des indicateurs de remplissage. Ensuite, afin d'accélérer les transferts, les pointeurs devront déjà être positionnés sur le futur emplacement de lecture ou d'écriture, l'incrément se faisant après l'opération proprement dite. Enfin, **le pointeur de lecture référence toujours la donnée la plus ancienne**.

## Cas particuliers

Lecture & Ecriture & FIFO vide  $\Rightarrow$  Q=0 & mémorisation de la donnée en entrée.

FIFO pleine & Écriture  $\Rightarrow$  mémorisation de la donnée et incrément du pointeur de lecture.

FIFO pleine & Lecture & Ecriture  $\Rightarrow$  Q=donnée la plus ancienne et mémorisation de la nouvelle.

## Notes

- Le type **buffer** associé à un signal permet de relire un port configuré en sortie.

## Behavioural simulation

Vous compléterez le fichier `test_fifo.0.vhd` avec une instance du composant `fifo` possédant **4** mots mémoire de **4** bits.

## Synthesis


You will, as usual, undertake a synthesis of your design.

However, having already been using **BRAM** primitives, we'd like you to implement our FIFO based on these primitives. Indeed, according to [Xilinx ug473 documentation](#), BRAMs embed all logic bases to implement a FIFO. You are welcomed to tamper on the initial features of our FIFO, the main goal being to reduce the overall usage of LUT and FF vs BRAM elements.

>>> the less LUTs and FFs you use, the better will be your design (and rating) !! <<<



## TP8 - BLDC controller

BLDC stands for "brushless direct current" and is related to a type of motor making use of permanent magnets on their rotor. These high reliability motors are intended for heavy duty purposes and can be found in drones, servers ... and hard drives !




Unlike DC motors, a BLDC motor requires 3 phases sequenced in a precise timing.

As shown above, your "BLDC controller" circuit will be in charge of driving the six transistors of the "driver" part of the system. It is worth mentioning that "electrical speed" may differ from "mechanical speed" (e.g startup phase with mechanical load), hence we'll make use of a feedback signal. This signal will either come from a hall effect sensor located within the stator ... or (and probably easier to use) a simple optical signal that detects the position of the disk in the hard drive BLDC use case (see photos below).



### Mechanical Two Pole Pair Rotation

Excerpt from Elektor magazine: "BLDC Guide du débutant"



Excerpt from Elektor magazine: "BLDC Guide du débutant"

### Speed control

You'll make use of PWM control to adjust the speed of the brushless motor. Additionally, there will be a ramp UP and ramp DOWN effect to avoid high pulses of energy, exemple:

- motor is at stop and the speed control is set at its maximum ... then you'll smoothly increase the speed up to the specified value.

## BLDC controller

By means of a FPGA, we'd like you to implement the logical part of the controller as a component. Unfortunately, this kind of controller requires a LOT of parameters ... but to ensure your success as a first step undertaking such a device, we'll restrain ourselves to the following generic parameters:


- **MAX\_CPT** → defines a whole phase cycle expressed as number of ticks of the main clock

As an example, let's say our main clock has a 1MHz frequency. On the other end, our motor requires a 50Hz phase cycle ⇒ MAX\_CPT will get set at (1MHz/50) at instantiation (or synthesis) time.

*to be continued*

## Use case

In order to avoid destroying one of our electrical vehicles (!), we'll make use of specifically prepared hard drives for such an experiment.



*to be continued*



## Links

[Elektor] BLDC newbies guide

<https://www.elektormagazine.fr/articles/contr%C3%B4le-des-moteurs-bldc-guide-du-d%C3%A9butant>

# Master 2

## [M2] Zybo Z7-20 board



## Links

VHDL base files

<https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/M2/>

Zybo-Z7 reference manual

<https://secil.univ-tlse3.fr/teaching/francois/UE-M2-VHDL/ZYBO-Z7-reference-manual-B.pdf>

Zybo-Z7 schematic


[https://secil.univ-tlse3.fr/teaching/francois/UE-M2-VHDL/ZYBO-Z7\\_schematic-D1.pdf](https://secil.univ-tlse3.fr/teaching/francois/UE-M2-VHDL/ZYBO-Z7_schematic-D1.pdf)

## [M2] PWM

As a first step, we'll implement a PWM module that will get connected to a 125MHz clock generator located on our Zybo-Z7. The outcome will be a 1s variable pulse width driving a led.

To help you starting, you'll need the following files:

<https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/M2/pwm.vhd>  
[https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/M2/test\\_pwm.vhd](https://secil.univ-tlse3.fr/teaching/francois/UE-VHDL/M2/test_pwm.vhd)



The **duty=0 corner case**: since our PWM features an EN pin, we'll consider `duty=0` as an active slot.

## Behavioural simulation

You'll need to follow the [TP1 - Pulse generator](#) as a guideline:

- select Zybo-Z7 20 board
- add `pwm.vhd` component file + `test_pwm.vhd` simulation file
- complete these files
- launch behavioural simulation

*Note: to launch the simulation, don't forget to re-enable generic map along with the behaviour architecture.*

# Synthesis and Implementation

Now you'll follow the [TP2 - Pulse generator synthesis](#) as a guideline:

Add the 'pwm\_synth.pre.tcl' script to the synthesis of your design:

- pwm\_synth.pre.tcl

```
# set generic parameter for synthesis
set_property generic {SYS_CLK=125000000 PWM_FREQ=1 DUTY_RES=4} [current_fileset]

# set generic parameters intended to post-synthesis simulation pwm_clk = sys_clk / 20
#set_property generic {SYS_CLK=125000000 PWM_FREQ=6250000 DUTY_RES=4} [current_fileset]
```

Synthesis output will exhibits:

```
-----
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2810.660 ; gain = 0.000 ; free physical = 16041 ; free virtual = 37790
-----
INFO: [Synth 8-638] synthesizing module 'pwm' [/home-devel/teaching-vhdl/VHDL/pwm.vhd:40]
      Parameter sys_clk bound to: 125000000 - type: integer
      Parameter pwm_freq bound to: 1 - type: integer
      Parameter duty_res bound to: 4 - type: integer
INFO: [Synth 8-256] done synthesizing module 'pwm' (0#1)
[/home-devel/teaching-vhdl/VHDL/pwm.vhd:40]
```

Note: `SYS_CLK=125E06` will be considered a string ... without issue in the upcoming steps 😊

## Post-synthesis simulation

Please pay attention to the fact that being a top-level design, our 'pwm' module won't be able to make use of VHDL **generic** parameters.

Hence, we need to remove the *generic map* part of the 'test\_pwm.vhd' file. Please pay attention to the 'structure' architecture now in use.

- test\_pwm.vhd


```
.....
-----
-- instantiation et mapping du composant registres
--pwm0 : entity work.pwm(behaviour) --behavioural simulation
--      generic map (sys_clk => sys_freq,
--                      pwm_freq => pwm_freq,
--                      duty_res => duty_res)
pwm0 : entity work.pwm(structure) --post-synthesis functional simulation
      port map (CLK => E_CLK,
                 RST => E_RST,
                 EN => E_EN,
                 DUTY => E_DUTY,
                 P => E_P);
.....
```

In addition, you may consider using **alternate generic values** for post-synthesis simulation, see `pwm_synth.pre.tcl`.


## IO planning (implementation)

It's now time to start the **Implementation** (i.e IO planning):

- connect the onboard 125MHz clock to our CLK input



- connect the 4 slide switches SW[3..0] as the DUTY input bus,
- connect the BTN0 as the EN input (active low ---look at the pull-down resistors!)
- connect the 4 leds as the P output
- RST signal will get tied to '1' RST signal will get tied to BTN1 (pull-down resistor!)



See [TP3 - Pulse generator constraints](#) as a guideline:

Launch *Synthesis* → *Open Synthesized design* → *Constraint Wizard* to create the `pwm.xdc` constraint file:

- `pwm.xdc`

```
# Master Clock timing constraint
create_clock -period 8.000 -name CLK -waveform {0.000 4.000} [get_ports CLK]
set_property PACKAGE_PIN K17 [get_ports CLK]
set_property IOSTANDARD LVCMOS33 [get_ports CLK]

set_property PACKAGE_PIN K18 [get_ports EN]
set_property IOSTANDARD LVCMOS33 [get_ports EN]
set_property PACKAGE_PIN P16 [get_ports RST]
set_property IOSTANDARD LVCMOS33 [get_ports RST]
set_property PACKAGE_PIN G15 [get_ports {DUTY[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DUTY[0]}]
```

```

set_property PACKAGE_PIN P15 [get_ports {DUTY[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DUTY[1]}]
set_property PACKAGE_PIN W13 [get_ports {DUTY[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DUTY[2]}]
set_property PACKAGE_PIN T16 [get_ports {DUTY[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DUTY[3]}]

set_property PACKAGE_PIN D18 [get_ports P]
set_property IOSTANDARD LVCMOS33 [get_ports P]

```

Note: best is to first create this XDC file through the Wizard ... then to modify it on your own

**TODO:** set RST as '1'

**TODO:** add debug core to our design

## Bitstream generation

Select 'impl\_1' (i.e implementation), click the green RUN icon, then continue with *Bitstream generation*

Name	Constraints	Status	LUT	FF	BRAM	URAM	DSP
✓ synth_1	constrs_1	synth_design Complete!	56	54	0	0	0
✓ impl_1	constrs_1	write_bitstream Complete!	48	54	0	0	0

## Hardware Manager

This is the main application responsible for establishing a dialog with the hardware ... that will enable you to upload or readback a bitstream.

Open Hardware Manager → Open Target → auto connect

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/210351B481DE	Open
arm_dap_0 (0)	N/A
xc7z020_1 (1)	Programmed
XADC (System Monitor)	

## [optional] Bitstream readback


In order to backup a readable bitstream, use the following command in the **TCL** console:

```
readback_hw_device [current_hw_device] -bin_file zyboZ7-20_original.bin
```


<https://docs.xilinx.com/r/en-US/ug908-vivado-programming-debugging/Bitstream-Verify-and-Readback-for-FPGAs-and-MPSOCs>

## Download bitstream

Now you just need to click on 'Program device' and it will select the latest generated bit stream that will get downloaded to the config RAM of your FPGA.



## Tests 😊




# [M2] my AXI-enabled PWM IP<sup>2</sup>

We'll now turn our PWM to an AXI-enabled PWM IP. This leverages the needs for large systems integration involving the PS part (i.e on board ARM9 processors).


To reach this goal, we'll start creating a new VHDL project without specifying any HDL source code.

Then, we'll start the creation of an AXI component that exhibits the following features:






- AXI4-lite SLAVE
- 32 bits bus width
- 4 registers

Select → *Create a new AXI4 peripheral*



<sup>2</sup> To help yourself creating an IP, search over the net for "Xilinx IP integrator" then select "Vivado Design Suite Tutorial: Creating and Packaging Custom IP"





Now you can go on with [IP customization](#)



This will dynamically create a new project <home>/ip\_repo/**edit\_myAXI\_pwm\_v1\_0.xpr**

## Links

Diligent Zybo's AXI IP + Vitis baremetal driver

<https://digilent.com/reference/programmable-logic/guides/getting-started-with-ipi>

AXI IP creation

<https://indico.ictp.it/event/a14283/session/62/contribution/252/material/slides/2.pdf>

[Xilinx] Vivado Design Suite Tutorial: Creating and Packaging Custom IP (UG1119)

HOW TO CREATE an AXI4-FULL CUSTOM IP with AXI4-LITE and UART INTERFACES in VIVADO

<https://www.mehmetburakaykenar.com/how-to-create-an-axi4-full-custom-ip-with-axi4-lite-and-uart-interfaces-in-vivado/192/>

Fixing Xilinx's Broken AXI-lite Design in VHDL

<https://zipcpu.com/blog/2021/05/22/vhdlaxil.html>

[sample] [https://github.com/ZipCPU/wb2axip/blob/master/bench/formal/xlnxdemo\\_2020\\_2.vhd](https://github.com/ZipCPU/wb2axip/blob/master/bench/formal/xlnxdemo_2020_2.vhd)

Create Custom AXI Cores Part 1: Straight to the Finish Line

<https://www.hackster.io/cospan/create-custom-axi-cores-part-1-straight-to-the-finish-line-a70e5e>

Designing a Custom AXI IP on Vitis

<https://www.hackster.io/pablotrujillojuan/designing-a-custom-axi-ip-on-vitis-a0ad06>

## Editing an IP from main project




Editing an IP means it will **launch a new project** embedded within your current project.

To start editing your IP from your main project, click on *IP catalog* then select your IP + right click then select *Edit in IP Packager*

The screenshot shows the Xilinx Vivado IDE's Project Manager interface. The left sidebar has sections for Flow Navigator, PROJECT MANAGER, IP INTEGRATOR, SIMULATION, and RTL ANALYSIS. The PROJECT MANAGER section is expanded, showing Settings, Add Sources, Language Templates, and IP Catalog. The IP Catalog item is circled in red. The main area is titled 'PROJECT MANAGER - zyboZ7-AXI-pwm' and shows tabs for Project Summary, IP Catalog, and IP Catalog (2). The IP Catalog tab is active. Below the tabs, there are buttons for Core and Interface selection, a search bar with 'Search: AXI4', and a list of repositories. One repository, 'User Repository (/home/devel/ip\_repo/myAXIpwm\_1.0)', is expanded to show its contents: AXI Peripheral, myAXIpwm\_v1.0, User Repository (/nfs/xilinx), AXI Peripheral, Embedded Processing, AXI Peripheral, FPGA Features and De, UserIP, Video & Image Process, and VIVADO HLS IP. A context menu is open over the 'myAXIpwm\_v1.0' item, with the 'Edit in IP Packager' option highlighted. Other options in the menu include Properties..., IP Settings..., Add Repository..., Refresh All Repositories, Customize IP..., Disable IP, and Delete IP.



## IP customization

Roughly speaking, IP customization is a packaging of our previously designed PWM component.



In the main window of the newly created project, you can see two files:

- the IP component `myAXIpwm_v1_0`
- `myAXIpwm_v1_0_S00_AXI` the AXI slave interface **component**, part of the IP component itself



Now we'll add the source code of your previously designed PWM component:

The screenshot shows two tabs: 'PROJECT MANAGER - edit\_myAXIpwm\_v1\_0' and 'Package IP - myAXIpwm'. The 'Sources' tab on the left has a red circle around the '+' icon. The 'Package IP' tab on the right shows 'Packaging Steps' (Identification, Compatibility, File Groups, Customization Parameters, Ports and Interfaces) and 'Ports and Interfaces' (S00\_AXI, S00\_AXI\_RST, S00\_AXI\_CLK). A blue oval highlights the S00\_AXI\_RST and S00\_AXI\_CLK entries.

## PROJECT MANAGER - edit\_myAXIpwm\_v1\_0

### Sources

- Design Sources (3)**
- > **myAXIpwm\_v1\_0(arch\_imp) (myAXIpwm\_v1\_0.vhd) (1)**
- > **pwm(behaviour) (pwm.vhd)**
- > **IP-XACT (1)**
- > **Constraints**
- > **Simulation Sources (2)**
- > **Utility Sources**

within the AXI interface instance

It's now time to integrate an instance of our original PWM within the AXI\_S00 instance and to map ports + generic parameters ... and extend AXI\_S00\_inst accordingly.

Finally, extend both generic parameters and ports of the top-level IP and map them to the AXI\_S00 instance.

Add the various generic parameters as editable with a proper range of values.

In the end, you'll see your pwm\_inst integrated

## PROJECT MANAGER - edit\_myAXIpwm\_v1\_0

### Sources

- Design Sources (2)**
- > **myAXIpwm\_v1\_0(arch\_imp) (myAXIpwm\_v1\_0.vhd) (1)**
  - > **myAXIpwm\_v1\_0\_S00\_AXI\_inst : myAXIpwm\_v1\_0\_S00\_AXI(arch\_imp) (myAXIpwm\_v1\_0\_S00\_AXI.vhd) (1)**
    - > **pwm\_inst : pwm(behaviour) (pwm.vhd)**
  - > **IP-XACT (1)**
- > **Constraints**
- > **Simulation Sources (1)**
- > **Utility Sources**

Project Summary    Package IP - myAXIpwm    myAXIpwm\_v1\_0.vhd    myAXIpwm\_v1\_0\_S00\_AXI.vhd    pwm.vhd

Packaging Steps

- ✓ Identification
- ✓ Compatibility
- ✓ File Groups
- ✓ Customization Parameters
- ✓ Ports and Interfaces
- ✓ Addressing and Memory
- ✓ Customization GUI

Review and Package

Customization GUI

Layout

Component Name: myAXIpwm\_0

Ports:

- + S00\_AXI
- s00\_axi\_aclk
- s00\_axi\_aresetn
- P
- 

Preview


now disabled ports

Sys Clk	1000000
Pwm Freq	100000
Duty Res	8
C S00 AXI DATA WIDTH	32
C S00 AXI ADDR WIDTH	4
C S00 AXI BASEADDR	0xFFFFFFFF
C S00 AXI HIGHADDR	0x00000000

In order to help yourself: have a look to VHDL 'AXI' labelled files already available for download (see [Links](#))

Here are the details of the mapping between our AXI registers and our PWM component.

It's now time to complete the modification of our AXI interface.



### [optional] AXI simulation with the AXI VIP

In order to enable a simple testing of your AXI-enable PWM IP, we'll make use of the AXI verification IP


[https://support.xilinx.com/s/article/1058302?language=en\\_US](https://support.xilinx.com/s/article/1058302?language=en_US)

*to be continued*

## Block design

It's now time to create a *Block Design* featuring the PS part (i.e Dual ARM9 CPU) and your AXI-enabled IP.

In the end, you'll need to *Create Port* (right-click in design) that will be named 'PWM\_OUT': connect it with your PWM output.



Address Path Properties				
/myAXIpwm_0/S00_AXI				
Name	Base Address	Range	High Address	
Source				
/processing_system7_0				
/processing_system7_0/M_AXI_GP0	0x4000_0000	1G	0x7FFF_FFFF	
Apertures				
/processing_system7_0/M_AXI_GP0	0x4000_0000	1G	0x7FFF_FFFF	
Connections				
/ps7_0_axi_periph/s00_couplers/auto_pc				
/ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI	0x0	4G	0xFFFF_FFFF	
/ps7_0_axi_periph/s00_couplers/auto_pc/M_AXI	0x0	4G	0xFFFF_FFFF	
/ps7_0_axi_periph/xbar				
/ps7_0_axi_periph/xbar/S00_AXI	0x0	4G	0xFFFF_FFFF	
/ps7_0_axi_periph/xbar/M00_AXI	0x0	4G	0xFFFF_FFFF	
Destination				
/myAXIpwm_0				
/myAXIpwm_0/S00_AXI	0x0	16	0xF	

Address Editor						
Diagram   x   Address Editor   x   Address Map   x   design_1.vhd   x						
<input type="checkbox"/> Assigned (1) <input type="checkbox"/> Unassigned (0) <input type="checkbox"/> Excluded (0) <input type="checkbox"/> Incomplete (1) <input type="checkbox"/> Hide All						
Name	Interface	Slave Segment	Master Base Address	Range	Master High Address	
Network 0						
/processing_system7_0						
/processing_system7_0/Data (32 address bits : 0x40000000 [ 1G ])						
/myAXIpwm_0/S00_AXI	S00_AXI	S00_AXI_reg	0x43C0_0000		128	0x43C0_007F
Incomplete Paths (1)						

Your PWM registers are set to 0x43C0\_0000 (linux mmap later)

Using the *Address Editor*, you can change some parameters like the range value.

In the Block Design view, click to configure your myAXIpwm\_0:


- sys\_clk (50MHz),
- pwm\_clk (1Hz),
- duty\_res (4)

It's now time to *Validate your design ... then Generate Block Design*

Add a constraint file to map the PWM\_OUT to an onboard LED.

At the *Project Manager / Design Source* right click on myAXIpwm → *add HDL wrapper*




... then launch *Generate bitfile* (i.e it will undertake both IP synthesis, whole design synthesis + implementation too)



## Bitstream generation and export hardware

As previously undertaken, see [Bitstream generation](#) to generate a '.bit' file.




Next step is to Export a hardware description of our global system in order to develop a simple, bare metal, application that will interact with our PWM IP.



## Launch Vitis IDE

At this point, you have a '.xsa' file that describes our whole system featuring the *myPWM* IP block.



By means of the **Vitis IDE**, we'll import the hardware design to develop a bare metal app. able to interact with our PWM IP on its AXI bus.





Create an 'application project'

The screenshot shows the Vivado IDE interface. The top menu bar has 'File', 'Edit', 'Search', 'Xilinx', 'Project', 'Window', and 'Help'. The 'File' menu is open, showing 'New' (Shift+Alt+N) with options: 'Application Project...', 'Library Project...', 'Hw Kernel Project...', 'Platform Project...', 'Other...', and 'Ctrl+N'. Below the menu is a window titled 'New Application Project' with the sub-titile 'Create a New Application Project'. Inside the window, text says: 'This wizard will guide you through the 4 steps of creating new application project'. A numbered list follows: 1. Choose a **platform** or create a **platform project** from Vivado exported XSA 2. Put application project in a **system project**, associate it with a processor 3. Prepare the application runtime - **domain** 4. Choose a template for application to quick start development. A diagram illustrates the project structure: a 'Processor' connects to a 'Domain' (which is part of a 'Platform Project'), and the 'Domain' connects to an 'App' (which is part of a 'System Project'). The 'App' also connects to an 'XSA'. At the bottom of the wizard window, there is a checkbox for 'Skip welcome page next time. (Can be reached with Back button)' and buttons for '?', '< Back', 'Next >', 'Cancel', and 'Finish'.


You'll then get prompted to create a new platform from your previously generated XSA file.




Once your application project name has been defined, you'll select 'standalone' OS (i.e bare metal ---no OS) allong with 'Empty C++ app'



... then right click on the `src` folder to add a new file ...




... click on **Advanced** to link to the existing `myAXIpwm.c` file you'll find from the [Practical exercises base files](#)




## Compilation

Select 'myAXIpwm\_system' (it's important to select the system level), then click on build to launch the compilation ... you may need to undertake some corrections within your C++ source code that will interact with your IP block.




## Zybo board | JTAG mode

Before testing your whole project on your hardware, set **JP5** to **JTAG** mode before powering on the Zybo board.



... then upload both FPGA configuration along with your standalone app. by clicking on the RUN icon within the assistant frame



You can follow the whole upload within the XSCT console

### XSCT console

```

attempting to launch hw_server
***** Xilinx hw_server v2022.1.0
**** Build date : Apr 10 2022 at 06:24:21
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application

INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121

initializing
 0%    0MB    0.0MB/s  ???:?? ETA
 28%   1MB    2.2MB/s  ???:?? ETA
 50%   1MB    1.9MB/s  ???:?? ETA
 72%   2MB    1.8MB/s  ???:?? ETA
 93%   3MB    1.8MB/s  ???:?? ETA
100%   3MB    1.8MB/s  00:02

Downloading Program -- /home/devel/workspace/myAXIpwm/Debug/myAXIpwm.elf
 section, .text: 0x00100000 - 0x001035db
 section, .init: 0x001035dc - 0x001035e7
 section, .fini: 0x001035e8 - 0x001035f3
 section, .rodata: 0x001035f4 - 0x00103798
 section, .data: 0x001037a0 - 0x0010401f
 section, .eh_frame: 0x00104020 - 0x00104023
 section, .mmu_tbl: 0x00108000 - 0x0010bff
 section, .ARM.exidx: 0x0010c000 - 0x0010c0c7
 section, .init_array: 0x0010c0c8 - 0x0010c0cb
 section, .fini_array: 0x0010c0cc - 0x0010c0cf
 section, .bss: 0x0010c0d0 - 0x0010c133
 section, .heap: 0x0010c134 - 0x0010e13f
 section, .stack: 0x0010e140 - 0x0011193f

 0%    0MB    0.0MB/s  ???:?? ETA
100%   0MB    0.5MB/s  00:00
Setting PC to Program Start Address 0x00100000
Successfully downloaded /home/devel/workspace/myAXIpwm/Debug/myAXIpwm.elf
Info: ARM Cortex-A9 MPCore #0 (target 2) Stopped at 0xffffffff28 (Suspended)
xsct% Info: ARM Cortex-A9 MPCore #0 (target 2) Running

```

... if everything goes right, you now have a 1s blinking led 😊

## [M2] AXI IP encoder

TO BE CONTINUED

## [M2] PicoRV32

PicoRV32 <https://github.com/YosysHQ/picorv32>

END