

Table 1-1 Addressing Mode Summary

Addressing Mode	Source Form	Abbreviation	Description
Indexed (preincrement)	INST oprx3,+xys	IDX	Effective address is the value in X, Y, or SP autoincremented by 1 to 8.
Indexed (postdecrement)	INST oprx3,xys–	IDX	Effective address is the value in X, Y, or SP. The value is postdecremented by 1 to 8.
Indexed (postincrement)	INST oprx3,xys+	IDX	Effective address is the value in X, Y, or SP. The value is postincremented by 1 to 8.
Indexed (accumulator offset)	INST abd,xysp	IDX	Effective address is the value in X, Y, SP, or PC plus the value in A, B, or D.
Indexed (9-bit offset)	INST oprx9,xysp	IDX1	Effective address is the value in X, Y, SP, or PC plus a 9-bit signed constant offset.
Indexed (16-bit offset)	INST oprx16,xysp	IDX2	Effective address is the value in X, Y, SP, or PC plus a 16-bit constant offset.
Indexed-indirect (16-bit offset)	INST [oprx16,xysp]	[IDX2]	The value in X, Y, SP, or PC plus a 16-bit constant offset points to the effective address.
Indexed-indirect (D accumulator offset)	INST [D,xysp]	[D,IDX]	The value in X, Y, SP, or PC plus the value in D points to the effective address.

1.8 Instruction Set Overview

All memory and I/O are mapped in a common 64K byte address space, allowing the same set of instructions to access memory, I/O, and control registers. Load, store, transfer, exchange, and move instructions facilitate movement of data to and from memory and peripherals.

There are instructions for signed and unsigned addition, division and multiplication with 8-bit, 16-bit, and some larger operands.

Special arithmetic and logic instructions aid stacking operations, indexing, BCD calculation, and condition code register manipulation. There are also dedicated instructions for multiply and accumulate operations, table interpolation, and specialized mathematical calculations for fuzzy logic operations.






















A summary of the CPU instruction set is given in **Table 1-2** below. A detailed overview of the entire instruction set is covered in **Section 4** of this guide along with an instruction-by-instruction detailed description in **Appendix A**.

Table 1-2 Instruction Set Summary

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
ABA	Add B to A; (A)+(B)⇒A	INH	18 06	OO	[- - Δ - Δ Δ Δ Δ]
ABX Same as LEAX B,X	Add B to X; (X)+(B)⇒X	IDX	1A E5	Pf	[- - - - - - - -]
ABY Same as LEAY B,Y	Add B to Y; (Y)+(B)⇒Y	IDX	19 ED	Pf	[- - - - - - - -]
ADCA #opr8i ADCA opr8a ADCA opr16a ADCA oprx0_xysppc ADCA oprx9_xysppc ADCA oprx16_xysppc ADCA [D,xysppc] ADCA [oprx16_xysppc]	Add with carry to A; (A)+(M)+C⇒A or (A)+imm+C⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	89 ii 99 dd B9 hh ll A9 xb A9 xb ff A9 xb ee ff A9 xb A9 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - Δ - Δ Δ Δ Δ]



Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C																																						
ADCB #opr8i ADCB opr8a ADCB opr16a ADCB oprx0_xysppc ADCB oprx9,xysppc ADCB oprx16,xysppc ADCB [D,xysppc] ADCB [oprx16,xysppc]	Add with carry to B; (B)+(M)+C⇒B or (B)+imm+C⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C9 ii D9 dd F9 hh ll E9 xb E9 xb ff E9 xbee ff E9 xb E9 xbee ff	P rPf rPO rPf rPO frPP fIf rPf fIPrPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-																														
-	-	-	-	-	-	-	-																																				
ADDA #opr8i ADDA opr8a ADDA opr16a ADDA oprx0_xysppc ADDA oprx9,xysppc ADDA oprx16,xysppc ADDA [D,xysppc] ADDA [oprx16,xysppc]	Add to A; (A)+(M)⇒A or (A)+imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8B ii 9B dd BB hh ll AB xb AB xb ff AB xbee ff AB xb AB xbee ff	P rPf rPO rPf rPO frPP fIf rPf fIPrPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-																														
-	-	-	-	-	-	-	-																																				
ADDB #opr8i ADDB opr8a ADDB opr16a ADDB oprx0_xysppc ADDB oprx9,xysppc ADDB oprx16,xysppc ADDB [D,xysppc] ADDB [oprx16,xysppc]	Add to B; (B)+(M)⇒B or (B)+imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CB ii DB dd FB hh ll EB xb EB xb ff EB xbee ff EB xb EB xbee ff	P rPf rPO rPf rPO frPP fIf rPf fIPrPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-																														
-	-	-	-	-	-	-	-																																				
ADDD #opr16i ADDD opr8a ADDD opr16a ADDD oprx0_xysppc ADDD oprx9,xysppc ADDD oprx16,xysppc ADDD [D,xysppc] ADDD [oprx16,xysppc]	Add to D; (A:B)+(M:M+1)⇒A:B or (A:B)+imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C3 jj kk D3 dd F3 hh ll E3 xb E3 xb ff E3 xbee ff E3 xb E3 xbee ff	PO RPF RPO RPF RPO frPP fIf rPf fIPrPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-																														
-	-	-	-	-	-	-	-																																				
ANDA #opr8i ANDA opr8a ANDA opr16a ANDA oprx0_xysppc ANDA oprx9,xysppc ANDA oprx16,xysppc ANDA [D,xysppc] ANDA [oprx16,xysppc]	AND with A; (A)•(M)⇒A or (A)•imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	84 ii 94 dd B4 hh ll A4 xb A4 xb ff A4 xbee ff A4 xb A4 xbee ff	P rPf rPO rPf rPO frPP fIf rPf fIPrPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>0</td><td>-</td></tr></table>	-	-	-	-	-	-	0	-																														
-	-	-	-	-	-	0	-																																				
ANDB #opr8i ANDB opr8a ANDB opr16a ANDB oprx0_xysppc ANDB oprx9,xysppc ANDB oprx16,xysppc ANDB [D,xysppc] ANDB [oprx16,xysppc]	AND with B; (B)•(M)⇒B or (B)•imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C4 ii D4 dd F4 hh ll E4 xb E4 xb ff E4 xbee ff E4 xb E4 xbee ff	P rPf rPO rPf rPO frPP fIf rPf fIPrPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>0</td><td>-</td></tr></table>	-	-	-	-	-	-	0	-																														
-	-	-	-	-	-	0	-																																				
ANDCC #opr8i	AND with CCR; (CCR)•imm⇒CCR	IMM	10 ii	P	<table><tr><td>↓</td><td>↓</td><td>↓</td><td>↓</td><td>↓</td><td>↓</td><td>↓</td><td>↓</td></tr></table>	↓	↓	↓	↓	↓	↓	↓	↓																														
↓	↓	↓	↓	↓	↓	↓	↓																																				
ASL opr16aSame as LSL ASL oprx0_xysp ASL oprx9,xysppc ASL oprx16,xysppc ASL [D,xysppc] ASL [oprx16,xysppc] ASLASame as LSLA ASLBSame as LSLB	Arithmetic shift left M <table><tr><td>□</td><td>←</td><td>□</td><td>□</td><td>□</td><td>□</td><td>□</td><td>□</td><td>←</td><td>0</td></tr><tr><td>C</td><td></td><td>b7</td><td></td><td></td><td></td><td></td><td></td><td>b0</td><td></td></tr></table> Arithmetic shift left A Arithmetic shift left B	□	←	□	□	□	□	□	□	←	0	C		b7						b0		EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	78 hh ll 68 xb 68 xb ff 68 xbee ff 68 xb 68 xbee ff 48 58	rPwO rPw rPwO frPwP fIf rPw fIPrPw O O	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-										
□	←	□	□	□	□	□	□	←	0																																		
C		b7						b0																																			
-	-	-	-	-	-	-	-																																				
ASLDSame as LSLD	Arithmetic shift left D <table><tr><td>□</td><td>←</td><td>□</td><td>□</td><td>...</td><td>□</td><td>□</td><td>←</td><td>□</td><td>□</td><td>...</td><td>□</td><td>□</td><td>←</td><td>0</td></tr><tr><td>C</td><td></td><td>b7</td><td></td><td>A</td><td>b0</td><td></td><td>b7</td><td></td><td>B</td><td>b0</td><td></td><td></td><td></td><td></td></tr></table>	□	←	□	□	...	□	□	←	□	□	...	□	□	←	0	C		b7		A	b0		b7		B	b0					INH	59	O	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-
□	←	□	□	...	□	□	←	□	□	...	□	□	←	0																													
C		b7		A	b0		b7		B	b0																																	
-	-	-	-	-	-	-	-																																				

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
ASR <i>opr16a</i> ASR <i>opr0_xysppc</i> ASR <i>opr9_xysppc</i> ASR <i>opr16_xysppc</i> ASR [D, <i>xysppc</i>] ASR [<i>opr16_xysppc</i>] ASRA ASRB	Arithmetic shift right M  Arithmetic shift right A Arithmetic shift right B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	77 hh ll 67 xb 67 xb ff 67 xbee ff 67 xb 67 xbee ff 47 57	rPwO rPw rPwO frPwP fIfrPw fIPrPw O O	
BCC <i>rel8</i> Same as BHS	Branch if C clear; if C=0, then (PC)+2+rel⇒PC	REL	24 rr	PPP (branch) P (no branch)	
BCLR <i>opr8a, msk8</i> BCLR <i>opr16a, msk8</i> BCLR <i>opr0_xysppc, msk8</i> BCLR <i>opr9_xysppc, msk8</i> BCLR <i>opr16_xysppc, msk8</i>	Clear bit(s) in M; (M)•mask byte⇒M	DIR EXT IDX IDX1 IDX2	4D dd mm 1D hh ll mm 0D xb mm 0D xb ff mm 0D xbee ff mm	rPwO rPwP rPwO rPwP frPwPO	
BCS <i>rel8</i> Same as BLO	Branch if C set; if C=1, then (PC)+2+rel⇒PC	REL	25 rr	PPP (branch) P (no branch)	
BEQ <i>rel8</i>	Branch if equal; if Z=1, then (PC)+2+rel⇒PC	REL	27 rr	PPP (branch) P (no branch)	
BGE <i>rel8</i>	Branch if ≥ 0, signed; if N⊕V=0, then (PC)+2+rel⇒PC	REL	2C rr	PPP (branch) P (no branch)	
BGND	Enter background debug mode	INH	00	VfPPP	
BGT <i>rel8</i>	Branch if > 0, signed; if Z (N⊕V)=0, then (PC)+2+rel⇒PC	REL	2E rr	PPP (branch) P (no branch)	
BHI <i>rel8</i>	Branch if higher, unsigned; if C Z=0, then (PC)+2+rel⇒PC	REL	22 rr	PPP (branch) P (no branch)	
BHS <i>rel8</i> Same as BCC	Branch if higher or same, unsigned; if C=0, then (PC)+2+rel⇒PC	REL	24 rr	PPP (branch) P (no branch)	
BITA # <i>opr8i</i> BITA <i>opr8a</i> BITA <i>opr16a</i> BITA <i>opr0_xysppc</i> BITA <i>opr9_xysppc</i> BITA <i>opr16_xysppc</i> BITA [D, <i>xysppc</i>] BITA [<i>opr16_xysppc</i>]	Bit test A; (A)•(M) or (A)•imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	85 ii 95 dd B5 hh ll A5 xb A5 xb ff A5 xbee ff A5 xb A5 xbee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	
BITB # <i>opr8i</i> BITB <i>opr8a</i> BITB <i>opr16a</i> BITB <i>opr0_xysppc</i> BITB <i>opr9_xysppc</i> BITB <i>opr16_xysppc</i> BITB [D, <i>xysppc</i>] BITB [<i>opr16_xysppc</i>]	Bit test B; (B)•(M) or (B)•imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C5 ii D5 dd F5 hh ll E5 xb E5 xb ff E5 xbee ff E5 xb E5 xbee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	
BLE <i>rel8</i>	Branch if ≤ 0, signed; if Z (N⊕V)=1, then (PC)+2+rel⇒PC	REL	2F rr	PPP (branch) P (no branch)	
BLO <i>rel8</i> Same as BCS	Branch if lower, unsigned; if C=1, then (PC)+2+rel⇒PC	REL	25 rr	PPP (branch) P (no branch)	
BLS <i>rel8</i>	Branch if lower or same, unsigned; if C Z=1, then (PC)+2+rel⇒PC	REL	23 rr	PPP (branch) P (no branch)	
BLT <i>rel8</i>	Branch if < 0, signed; if N⊕V=1, then (PC)+2+rel⇒PC	REL	2D rr	PPP (branch) P (no branch)	
BMI <i>rel8</i>	Branch if minus; if N=1, then (PC)+2+rel⇒PC	REL	2B rr	PPP (branch) P (no branch)	
BNE <i>rel8</i>	Branch if not equal to 0; if Z=0, then (PC)+2+rel⇒PC	REL	26 rr	PPP (branch) P (no branch)	
BPL <i>rel8</i>	Branch if plus; if N=0, then (PC)+2+rel⇒PC	REL	2A rr	PPP (branch) P (no branch)	
BRA <i>rel8</i>	Branch always	REL	20 rr	PPP	



Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
BRCLR <i>opr8a, msk8, rel8</i> BRCLR <i>opr16a, msk8, rel8</i> BRCLR <i>opr0_xysppc, msk8, rel8</i> BRCLR <i>opr9,xysppc, msk8, rel8</i> BRCLR <i>opr16,xysppc, msk8, rel8</i>	Branch if bit(s) clear; if (M)•(mask byte)=0, then (PC)+2+rel⇒PC	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh ll mm rr 0F xb mm rr 0F xb ff mm rr 0F xbee ff mm rr	rPPP rfPPP rPPP rfPPP PrfPPP	[-][-][-][-][-][-]
BRN <i>rel8</i>	Branch never	REL	2l rr	P	[-][-][-][-][-][-]
BRSET <i>opr8, msk8, rel8</i> BRSET <i>opr16a, msk8, rel8</i> BRSET <i>opr0_xysppc, msk8, rel8</i> BRSET <i>opr9,xysppc, msk8, rel8</i> BRSET <i>opr16,xysppc, msk8, rel8</i>	Branch if bit(s) set; if (M)•(mask byte)=0, then (PC)+2+rel⇒PC	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh ll mm rr 0E xb mm rr 0E xb ff mm rr 0E xbee ff mm rr	rPPP rfPPP rPPP rfPPP PrfPPP	[-][-][-][-][-][-]
BSET <i>opr8, msk8</i> BSET <i>opr16a, msk8</i> BSET <i>opr0_xysppc, msk8</i> BSET <i>opr9,xysppc, msk8</i> BSET <i>opr16,xysppc, msk8</i>	Set bit(s) in M (M) mask byte⇒M	DIR EXT IDX IDX1 IDX2	4C dd mm 1C hh ll mm 0C xb mm 0C xb ff mm 0C xbee ff mm	rPwO rPwP rPwO rPwP frPwPO	[-][-][-][Δ][Δ][0][-]
BSR <i>rel8</i>	Branch to subroutine; (SP)–2⇒SP RTN _H :RTN _L ⇒M _{SP} :M _{SP+1} (PC)+2+rel⇒PC	REL	07 rr	SPPP	[-][-][-][-][-][-]
BVC <i>rel8</i>	Branch if V clear; if V=0, then (PC)+2+rel⇒PC	REL	28 rr	PPP (branch) P (no branch)	[-][-][-][-][-][-]
BVS <i>rel8</i>	Branch if V set; if V=1, then (PC)+2+rel⇒PC	REL	29 rr	PPP (branch) P (no branch)	[-][-][-][-][-][-]
CALL <i>opr16a, page</i> CALL <i>opr0_xysppc, page</i> CALL <i>opr9,xysppc, page</i> CALL <i>opr16,xysppc, page</i> CALL [D,xysppc] CALL [opr16, xysppc]	Call subroutine in expanded memory (SP)–2⇒SP RTN _H :RTN _L ⇒M _{SP} :M _{SP+1} (SP)–1⇒SP; (PPG)⇒M _{SP} pg⇒PPAGE register subroutine address⇒PC	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh ll pg 4B xb pg 4B xb ff pg 4B xbee ff pg 4B xb 4B xbee ff	gnSsPPP gnSsPPP gnSsPPP fgnSsPPP fIignSsPPP fIignSsPPP	[-][-][-][-][-][-]
CBA	Compare A to B; (A)–(B)	INH	18 17	OO	[-][-][-][Δ][Δ][Δ][Δ]
CLCSame as ANDCC #\$FE	Clear C bit	IMM	10 FE	P	[-][-][-][-][-][0]
CLISame as ANDCC #\$EF	Clear I bit	IMM	10 EF	P	[-][-][-][0][-][-][-]
CLR <i>opr16a</i> CLR <i>opr0_xysppc</i> CLR <i>opr9,xysppc</i> CLR <i>opr16,xysppc</i> CLR [D,xysppc] CLR [opr16,xysppc] CLRA CLRB	Clear M; \$00⇒M Clear A; \$00⇒A Clear B; \$00⇒B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	79 hh ll 69 xb 69 xb ff 69 xbee ff 69 xb 69 xbee ff 87 C7	PwO Pw PwO PwP PIfw PIPw O O	[-][-][-][0][1][0][0]
CLVSame as ANDCC #\$FD	Clear V	IMM	10 FD	P	[-][-][-][-][-][0]
CMPA # <i>opr8i</i> CMPA <i>opr8a</i> CMPA <i>opr16a</i> CMPA <i>opr0_xysppc</i> CMPA <i>opr9,xysppc</i> CMPA <i>opr16,xysppc</i> CMPA [D,xysppc] CMPA [opr16,xysppc]	Compare A (A)–(M) or (A)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	81 ii 91 dd B1 hh ll A1 xb A1 xb ff A1 xbee ff A1 xb A1 xbee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[-][-][-][Δ][Δ][Δ][Δ]
CMPB # <i>opr8i</i> CMPB <i>opr8a</i> CMPB <i>opr16a</i> CMPB <i>opr0_xysppc</i> CMPB <i>opr9,xysppc</i> CMPB <i>opr16,xysppc</i> CMPB [D,xysppc] CMPB [opr16,xysppc]	Compare B (B)–(M) or (B)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C1 ii D1 dd F1 hh ll E1 xb E1 xb ff E1 xbee ff E1 xb E1 xbee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[-][-][-][Δ][Δ][Δ][Δ]



Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C								
COM <i>opr16a</i> COM <i>opr0_xysppc</i> COM <i>opr9,xysppc</i> COM <i>opr16,xysppc</i> COM [D, <i>xysppc</i>] COM [<i>opr16,xysppc</i>] COMA COMB	Complement M; (\bar{M})= $\$FF-(M)\Rightarrow M$ Complement A; (\bar{A})= $\$FF-(A)\Rightarrow A$ Complement B; (\bar{B})= $\$FF-(B)\Rightarrow B$	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	71 hh 11 61 xb 61 xb ff 61 xbee ff 61 xb 61 xbee ff 41 51	rPwO rPw rPwO frPwP fIfrPw fIPrPw O O	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>0</td><td>1</td></tr></table>	-	-	-	-	Δ	Δ	0	1
-	-	-	-	Δ	Δ	0	1						
CPD # <i>opr16i</i> CPD <i>opr8a</i> CPD <i>opr16a</i> CPD <i>opr0_xysppc</i> CPD <i>opr9,xysppc</i> CPD <i>opr16,xysppc</i> CPD [D, <i>xysppc</i>] CPD [<i>opr16,xysppc</i>]	Compare D (A:B)–(M:M+1) or (A:B)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8C jj kk 9C dd BC hh 11 AC xb AC xb ff AC xbee ff AC xb AC xbee ff	PO RPf RPO RPf RPO fRPP fIfRPf fIPRPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	Δ	Δ
-	-	-	-	Δ	Δ	Δ	Δ						
CPS # <i>opr16i</i> CPS <i>opr8a</i> CPS <i>opr16a</i> CPS <i>opr0_xysppc</i> CPS <i>opr9,xysppc</i> CPS <i>opr16,xysppc</i> CPS [D, <i>xysppc</i>] CPS [<i>opr16,xysppc</i>]	Compare SP (SP)–(M:M+1) or (SP)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8F jj kk 9F dd BF hh 11 AF xb AF xb ff AF xbee ff AF xb AF xbee ff	PO RPf RPO RPf RPO fRPP fIfRPf fIPRPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	Δ	Δ
-	-	-	-	Δ	Δ	Δ	Δ						
CPX # <i>opr16i</i> CPX <i>opr8a</i> CPX <i>opr16a</i> CPX <i>opr0_xysppc</i> CPX <i>opr9,xysppc</i> CPX <i>opr16,xysppc</i> CPX [D, <i>xysppc</i>] CPX [<i>opr16,xysppc</i>]	Compare X (X)–(M:M+1) or (X)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8E jj kk 9E dd BE hh 11 AE xb AE xb ff AE xbee ff AE xb AE xbee ff	PO RPf RPO RPf RPO fRPP fIfRPf fIPRPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	Δ	Δ
-	-	-	-	Δ	Δ	Δ	Δ						
CPY # <i>opr16i</i> CPY <i>opr8a</i> CPY <i>opr16a</i> CPY <i>opr0_xysppc</i> CPY <i>opr9,xysppc</i> CPY <i>opr16,xysppc</i> CPY [D, <i>xysppc</i>] CPY [<i>opr16,xysppc</i>]	Compare Y (Y)–(M:M+1) or (Y)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8D jj kk 9D dd BD hh 11 AD xb AD xb ff AD xbee ff AD xb AD xbee ff	PO RPf RPO RPf RPO fRPP fIfRPf fIPRPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	Δ	Δ
-	-	-	-	Δ	Δ	Δ	Δ						
DAA	Decimal adjust A for BCD	INH	18 07	Ofo	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>?</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	?	Δ
-	-	-	-	Δ	Δ	?	Δ						
DBEQ <i>abdxysp, rel9</i>	Decrement and branch if equal to 0 (counter)–1⇒counter if (counter)=0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-						
DBNE <i>abdxysp, rel9</i>	Decrement and branch if not equal to 0; (counter)–1⇒counter; if (counter)≠0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-						
DEC <i>opr16a</i> DEC <i>opr0_xysppc</i> DEC <i>opr9,xysppc</i> DEC <i>opr16,xysppc</i> DEC [D, <i>xysppc</i>] DEC [<i>opr16,xysppc</i>] DECA DECB	Decrement M; (M)–1⇒M Decrement A; (A)–1⇒A Decrement B; (B)–1⇒B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	73 hh 11 63 xb 63 xb ff 63 xbee ff 63 xb 63 xbee ff 43 53	rPwO rPw rPwO frPwP fIfrPw fIPrPw O O	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>-</td></tr></table>	-	-	-	-	Δ	Δ	Δ	-
-	-	-	-	Δ	Δ	Δ	-						
DESSame as LEAS –1,SP	Decrement SP; (SP)–1⇒SP	IDX	1B 9F	Pf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-						
DEX	Decrement X; (X)–1⇒X	INH	09	O	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	Δ	-	-	-
-	-	-	-	Δ	-	-	-						
DEY	Decrement Y; (Y)–1⇒Y	INH	03	O	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	Δ	-	-	-
-	-	-	-	Δ	-	-	-						
EDIV	Extended divide, unsigned; 32 by 16 to 16-bit; (Y:D)÷(X)⇒Y; remainder⇒D	INH	11	ffffffffffO	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	Δ	Δ
-	-	-	-	Δ	Δ	Δ	Δ						



Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
EDIVS	Extended divide, signed; 32 by 16 to 16-bit; $(Y:D) \div (X) \Rightarrow Y$ remainder $\Rightarrow D$	INH	18 14	Off f f f f f f f f f f	- - - - $\Delta \Delta \Delta \Delta$
EMACS <i>opr16a</i>	Extended multiply and accumulate, signed; $(M_X:M_{X+1}) \times (M_Y:M_{Y+1}) + (M \sim M+3) \Rightarrow M \sim M+3$; 16 by 16 to 32-bit	Special	18 12 hh 11	ORRO f f f R R f W P	- - - - $\Delta \Delta \Delta \Delta$
EMAXD <i>opr0_xysppc</i> EMAXD <i>opr9_xysppc</i> EMAXD <i>opr16_xysppc</i> EMAXD [D, <i>xysppc</i>] EMAXD [<i>opr16_xysppc</i>]	Extended maximum in D; put larger of 2 unsigned 16-bit values in D $\text{MAX}[(D), (M:M+1)] \Rightarrow D$ N, Z, V, C bits reflect result of internal compare $[(D) - (M:M+1)]$	IDX IDX1 IDX2 [D, IDX] [IDX2]	18 1A xb 18 1A xb ff 18 1A xb ee ff 18 1A xb 18 1A xb ee ff	ORPf ORPO OfRPP OfIRPf OfIPRPF	- - - - $\Delta \Delta \Delta \Delta$
EMAXM <i>opr0_xysppc</i> EMAXM <i>opr9_xysppc</i> EMAXM <i>opr16_xysppc</i> EMAXM [D, <i>xysppc</i>] EMAXM [<i>opr16_xysppc</i>]	Extended maximum in M; put larger of 2 unsigned 16-bit values in M $\text{MAX}[(D), (M:M+1)] \Rightarrow M:M+1$ N, Z, V, C bits reflect result of internal compare $[(D) - (M:M+1)]$	IDX IDX1 IDX2 [D, IDX] [IDX2]	18 1E xb 18 1E xb ff 18 1E xb ee ff 18 1E xb 18 1E xb ee ff	ORPW ORPWO OfRPWP OfIRPW OfIPRPW	- - - - $\Delta \Delta \Delta \Delta$
EMIND <i>opr0_xysppc</i> EMIND <i>opr9_xysppc</i> EMIND <i>opr16_xysppc</i> EMIND [D, <i>xysppc</i>] EMIND [<i>opr16_xysppc</i>]	Extended minimum in D; put smaller of 2 unsigned 16-bit values in D $\text{MIN}[(D), (M:M+1)] \Rightarrow D$ N, Z, V, C bits reflect result of internal compare $[(D) - (M:M+1)]$	IDX IDX1 IDX2 [D, IDX] [IDX2]	18 1B xb 18 1B xb ff 18 1B xb ee ff 18 1B xb 18 1B xb ee ff	ORPf ORPO OfRPP OfIRPf OfIPRPF	- - - - $\Delta \Delta \Delta \Delta$
EMINM <i>opr0_xysppc</i> EMINM <i>opr9_xysppc</i> EMINM <i>opr16_xysppc</i> EMINM [D, <i>xysppc</i>] EMINM [<i>opr16_xysppc</i>]	Extended minimum in M; put smaller of 2 unsigned 16-bit values in M $\text{MIN}[(D), (M:M+1)] \Rightarrow M:M+1$ N, Z, V, C bits reflect result of internal compare $[(D) - (M:M+1)]$	IDX IDX1 IDX2 [D, IDX] [IDX2]	18 1F xb 18 1F xb ff 18 1F xb ee ff 18 1F xb 18 1F xb ee ff	ORPW ORPWO OfRPWP OfIRPW OfIPRPW	- - - - $\Delta \Delta \Delta \Delta$
EMUL	Extended multiply, unsigned $(D) \times (Y) \Rightarrow Y:D$; 16 by 16 to 32-bit	INH	13	ff0	- - - - $\Delta \Delta \Delta \Delta$
EMULS	Extended multiply, signed $(D) \times (Y) \Rightarrow Y:D$; 16 by 16 to 32-bit	INH	18 13	Of0 Of f0 (if followed by page 2 instruction)	- - - - $\Delta \Delta \Delta \Delta$
EORA # <i>opr8i</i> EORA <i>opr8a</i> EORA <i>opr16a</i> EORA <i>opr0_xysppc</i> EORA <i>opr9_xysppc</i> EORA <i>opr16_xysppc</i> EORA [D, <i>xysppc</i>] EORA [<i>opr16_xysppc</i>]	Exclusive OR A $(A) \oplus (M) \Rightarrow A$ or $(A) \oplus \text{imm} \Rightarrow A$	IMM DIR EXT IDX IDX1 IDX2 [D, IDX] [IDX2]	88 ii 98 dd B8 hh 11 A8 xb A8 xb ff A8 xb ee ff A8 xb A8 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	- - - - $\Delta \Delta 0 -$
EORB # <i>opr8i</i> EORB <i>opr8a</i> EORB <i>opr16a</i> EORB <i>opr0_xysppc</i> EORB <i>opr9_xysppc</i> EORB <i>opr16_xysppc</i> EORB [D, <i>xysppc</i>] EORB [<i>opr16_xysppc</i>]	Exclusive OR B $(B) \oplus (M) \Rightarrow B$ or $(B) \oplus \text{imm} \Rightarrow B$	IMM DIR EXT IDX IDX1 IDX2 [D, IDX] [IDX2]	C8 ii D8 dd F8 hh 11 E8 xb E8 xb ff E8 xb ee ff E8 xb E8 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	- - - - $\Delta \Delta 0 -$
ETBL <i>opr0_xysppc</i>	Extended table lookup and interpolate, 16-bit; $(M:M+1) + [(B) \times ((M+2:M+3) - (M:M+1))] \Rightarrow D$	IDX	18 3F xb	ORR f f f f f f f P	- - - - $\Delta \Delta - \Delta$
Before executing ETBL, initialize B with fractional part of lookup value; initialize index register to point to first table entry (M:M+1). No extensions or indirect addressing allowed.					
EXG <i>abcdxy sp, abcdxy sp</i>	Exchange register contents $(r1) \Leftrightarrow (r2)$ r1 and r2 same size \$00: $(r1) \Rightarrow r2$ r1=8-bit; r2=16-bit $(r1) \Leftrightarrow (r2)$ r1=16-bit; r2=8-bit	INH	B7 eb	P	- - - - - - - -
FDIV	Fractional divide; $(D) \div (X) \Rightarrow X$ remainder $\Rightarrow D$; 16 by 16-bit	INH	18 11	Off f f f f f f f f f f	- - - - $\Delta \Delta \Delta \Delta$





Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
IBEQ <i>abdxysp, rel9</i>	Increment and branch if equal to 0 (counter)+1⇒counter If (counter)=0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[-][-][-][-][-][-]
IBNE <i>abdxysp, rel9</i>	Increment and branch if not equal to 0 (counter)+1⇒counter If (counter)≠0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[-][-][-][-][-][-]
IDIV	Integer divide, unsigned; (D)÷(X)⇒X Remainder⇒D; 16 by 16-bit	INH	18 10	0fffffffff0	[-][-][-][-][Δ][Δ]
IDIVS	Integer divide, signed; (D)÷(X)⇒X Remainder⇒D; 16 by 16-bit	INH	18 15	0fffffffff0	[-][-][-][-][Δ][Δ][Δ][Δ]
INC <i>opr16a</i> INC <i>opr0_xysppc</i> INC <i>opr9,xysppc</i> INC <i>opr16,xysppc</i> INC [D,xysppc] INC [opr16,xysppc] INCA INCB	Increment M; (M)+1⇒M Increment A; (A)+1⇒A Increment B; (B)+1⇒B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	72 hh 11 62 xb 62 xb ff 62 xb ee ff 62 xb 62 xb ee ff 42 52	rPwO rPw rPwO frPwP fIfrPw fIPrPw O O	[-][-][-][-][Δ][Δ][Δ][Δ]
INSSame as LEAS 1,SP	Increment SP; (SP)+1⇒SP	IDX	1B 81	Pf	[-][-][-][-][-][-]
INX	Increment X; (X)+1⇒X	INH	08	O	[-][-][-][-][Δ][-]
INY	Increment Y; (Y)+1⇒Y	INH	02	O	[-][-][-][-][Δ][-]
JMP <i>opr16a</i> JMP <i>opr0_xysppc</i> JMP <i>opr9,xysppc</i> JMP <i>opr16,xysppc</i> JMP [D,xysppc] JMP [opr16,xysppc]	Jump Subroutine address⇒PC	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	06 hh 11 05 xb 05 xb ff 05 xb ee ff 05 xb 05 xb ee ff	PPP PPP PPP fPPP fIfPPP fIfPPP	[-][-][-][-][-][-]
JSR <i>opr8a</i> JSR <i>opr16a</i> JSR <i>opr0_xysppc</i> JSR <i>opr9,xysppc</i> JSR <i>opr16,xysppc</i> JSR [D,xysppc] JSR [opr16,xysppc]	Jump to subroutine (SP)-2⇒SP RTN _H :RTN _L ⇒M _{SP} :M _{SP+1} Subroutine address⇒PC	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	17 dd 16 hh 11 15 xb 15 xb ff 15 xb ee ff 15 xb 15 xb ee ff	SPPP SPPP PPPS PPPS fPPPS fIfPPPS fIfPPPS	[-][-][-][-][-][-]
LBCC <i>rel16</i> Same as LBHS	Long branch if C clear; if C=0, then (PC)+4+rel⇒PC	REL	18 24 qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBCS <i>rel16</i> Same as LBLO	Long branch if C set; if C=1, then (PC)+4+rel⇒PC	REL	18 25 qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBEQ <i>rel16</i>	Long branch if equal; if Z=1, then (PC)+4+rel⇒PC	REL	18 27 qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBGE <i>rel16</i>	Long branch if ≥ 0, signed If N⊕V=0, then (PC)+4+rel⇒PC	REL	18 2C qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBGT <i>rel16</i>	Long branch if > 0, signed If Z (N⊕V)=0, then (PC)+4+rel⇒PC	REL	18 2E qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBHI <i>rel16</i>	Long branch if higher, unsigned If C Z=0, then (PC)+4+rel⇒PC	REL	18 22 qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBHS <i>rel16</i> Same as LBCC	Long branch if higher or same, unsigned; If C=0, (PC)+4+rel⇒PC	REL	18 24 qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBLE <i>rel16</i>	Long branch if ≤ 0, signed; if Z (N⊕V)=1, then (PC)+4+rel⇒PC	REL	18 2F qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBLO <i>rel16</i> Same as LBCS	Long branch if lower, unsigned; if C=1, then (PC)+4+rel⇒PC	REL	18 25 qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBLS <i>rel16</i>	Long branch if lower or same, unsigned; If C Z=1, then (PC)+4+rel⇒PC	REL	18 23 qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]
LBLT <i>rel16</i>	Long branch if < 0, signed If N⊕V=1, then (PC)+4+rel⇒PC	REL	18 2D qq rr	OPPP (branch) OPO (no branch)	[-][-][-][-][-][-]



Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
LBMI <i>rel16</i>	Long branch if minus If N=1, then (PC)+4+rel⇒PC	REL	18 2B qq rr	OPPP (branch) OPO (no branch)	[- - - - - - - -]
LBNE <i>rel16</i>	Long branch if not equal to 0 If Z=0, then (PC)+4+rel⇒PC	REL	18 26 qq rr	OPPP (branch) OPO (no branch)	[- - - - - - - -]
LBPL <i>rel16</i>	Long branch if plus If N=0, then (PC)+4+rel⇒PC	REL	18 2A qq rr	OPPP (branch) OPO (no branch)	[- - - - - - - -]
LBRA <i>rel16</i>	Long branch always	REL	18 20 qq rr	OPPP	[- - - - - - - -]
LBRN <i>rel16</i>	Long branch never	REL	18 21 qq rr	OPO	[- - - - - - - -]
LBVC <i>rel16</i>	Long branch if V clear If V=0, then (PC)+4+rel⇒PC	REL	18 28 qq rr	OPPP (branch) OPO (no branch)	[- - - - - - - -]
LBVS <i>rel16</i>	Long branch if V set If V=1, then (PC)+4+rel⇒PC	REL	18 29 qq rr	OPPP (branch) OPO (no branch)	[- - - - - - - -]
LDAA # <i>opr8i</i> LDAA <i>opr8a</i> LDAA <i>opr16a</i> LDAA <i>opr0_xysppc</i> LDAA <i>opr9_xysppc</i> LDAA <i>opr16_xysppc</i> LDAA [D, <i>xysppc</i>] LDAA [<i>opr16_xysppc</i>]	Load A (M)⇒A or imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 ii 96 dd B6 hh ll A6 xb A6 xb ff A6 xbee ff A6 xb A6 xbee ff	P rPf rPO rPf rPO frPP fIfRPf fIPrPf	[- - - - - Δ Δ 0 -]
LDAB # <i>opr8i</i> LDAB <i>opr8a</i> LDAB <i>opr16a</i> LDAB <i>opr0_xysppc</i> LDAB <i>opr9_xysppc</i> LDAB <i>opr16_xysppc</i> LDAB [D, <i>xysppc</i>] LDAB [<i>opr16_xysppc</i>]	Load B (M)⇒B or imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 ii D6 dd F6 hh ll E6 xb E6 xb ff E6 xbee ff E6 xb E6 xbee ff	P rPf rPO rPf rPO frPP fIfRPf fIPrPf	[- - - - - Δ Δ 0 -]
LDD # <i>opr16i</i> LDD <i>opr8a</i> LDD <i>opr16a</i> LDD <i>opr0_xysppc</i> LDD <i>opr9_xysppc</i> LDD <i>opr16_xysppc</i> LDD [D, <i>xysppc</i>] LDD [<i>opr16_xysppc</i>]	Load D (M:M+1)⇒A:B or imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd FC hh ll EC xb EC xb ff EC xbee ff EC xb EC xbee ff	PO RPf RPO RPf RPO frPP fIfRPf fIPrPf	[- - - - - Δ Δ 0 -]
LDS # <i>opr16i</i> LDS <i>opr8a</i> LDS <i>opr16a</i> LDS <i>opr0_xysppc</i> LDS <i>opr9_xysppc</i> LDS <i>opr16_xysppc</i> LDS [D, <i>xysppc</i>] LDS [<i>opr16_xysppc</i>]	Load SP (M:M+1)⇒SP or imm⇒SP	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CF jj kk DF dd FF hh ll EF xb EF xb ff EF xbee ff EF xb EF xbee ff	PO RPf RPO RPf RPO frPP fIfRPf fIPrPf	[- - - - - Δ Δ 0 -]
LDX # <i>opr16i</i> LDX <i>opr8a</i> LDX <i>opr16a</i> LDX <i>opr0_xysppc</i> LDX <i>opr9_xysppc</i> LDX <i>opr16_xysppc</i> LDX [D, <i>xysppc</i>] LDX [<i>opr16_xysppc</i>]	Load X (M:M+1)⇒X or imm⇒X	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CE jj kk DE dd FE hh ll EE xb EE xb ff EE xbee ff EE xb EE xbee ff	PO RPf RPO RPf RPO frPP fIfRPf fIPrPf	[- - - - - Δ Δ 0 -]
LDY # <i>opr16i</i> LDY <i>opr8a</i> LDY <i>opr16a</i> LDY <i>opr0_xysppc</i> LDY <i>opr9_xysppc</i> LDY <i>opr16_xysppc</i> LDY [D, <i>xysppc</i>] LDY [<i>opr16_xysppc</i>]	Load Y (M:M+1)⇒Y or imm⇒Y	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CD jj kk DD dd FD hh ll ED xb ED xb ff ED xbee ff ED xb ED xbee ff	PO RPf RPO RPf RPO frPP fIfRPf fIPrPf	[- - - - - Δ Δ 0 -]



Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
MOVB #opr8, opr16a MOVB #opr8i, oprx0_xysppc MOVB opr16a, opr16a MOVB opr16a, oprx0_xysppc MOVB oprx0_xysppc, opr16a MOVB oprx0_xysppc, oprx0_xysppc	Move byte Memory-to-memory 8-bit byte-move (M ₁)⇒M ₂ First operand specifies byte to move	IMM-EXT IMM-IDX EXT-EXT EXT-IDX IDX-EXT IDX-IDX	18 0B ii hh ll 18 08 xb ii 18 0C hh ll hh ll 18 09 xb hh ll 18 0D xb hh ll 18 0A xb xb	OPwP OPwO OrPwPO OPrPw OrPwP OrPwO	[- - - - - - - -]
MOVW #opr16, opr16a MOVW #opr16i, oprx0_xysppc MOVW opr16a, opr16a MOVW opr16a, oprx0_xysppc MOVW oprx0_xysppc, opr16a MOVW oprx0_xysppc, oprx0_xysppc	Move word Memory-to-memory 16-bit word-move (M ₁ :M ₁ +1)⇒M ₂ :M ₂ +1 First operand specifies word to move	IMM-EXT IMM-IDX EXT-EXT EXT-IDX IDX-EXT IDX-IDX	18 03 jj kk hh ll 18 00 xb jj kk 18 04 hh ll hh ll 18 01 xb hh ll 18 05 xb hh ll 18 02 xb xb	OPWPO OPPW ORPwPO OPRPW ORPWP ORPWO	[- - - - - - - -]
MUL	Multiply, unsigned (A)×(B)⇒A:B; 8 by 8-bit	INH	12	O	[- - - - - - - Δ]
NEG opr16a NEG oprx0_xysppc NEG oprx9_xysppc NEG oprx16_xysppc NEG [D,xysppc] NEG [opr16,xysppc] NEGA NEGB	Negate M; 0-(M)⇒M or (M̄)+1⇒M Negate A; 0-(A)⇒A or (Ā)+1⇒A Negate B; 0-(B)⇒B or (B̄)+1⇒B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	70 hh ll 60 xb 60 xb ff 60 xb ee ff 60 xb 60 xb ee ff 40 50	rPwO rPw rPwO frPwP fIfPw fIPrPw O O	[- - - - - Δ Δ Δ Δ Δ]
NOP	No operation	INH	A7	O	[- - - - - - - -]
ORAA #opr8i ORAA opr8a ORAA opr16a ORAA oprx0_xysppc ORAA oprx9_xysppc ORAA oprx16_xysppc ORAA [D,xysppc] ORAA [opr16,xysppc]	OR accumulator A (A) (M)⇒A or (A) imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8A ii 9A dd BA hh ll AA xb AA xb ff AA xb ee ff AA xb AA xb ee ff	P rPf rPO rPf rPO frPP fIfPpf fIPrPf	[- - - - - Δ Δ 0 -]
ORAB #opr8i ORAB opr8a ORAB opr16a ORAB oprx0_xysppc ORAB oprx9_xysppc ORAB oprx16_xysppc ORAB [D,xysppc] ORAB [opr16,xysppc]	OR accumulator B (B) (M)⇒B or (B) imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CA ii DA dd FA hh ll EA xb EA xb ff EA xb ee ff EA xb EA xb ee ff	P rPf rPO rPf rPO frPP fIfPpf fIPrPf	[- - - - - Δ Δ 0 -]
ORCC #opr8i	OR CCR; (CCR) imm⇒CCR	IMM	14 ii	P	↑↑ - ↑↑↑↑↑↑↑↑
PSHA	Push A; (SP)-1⇒SP; (A)⇒M _{SP}	INH	36	Os	[- - - - - - - -]
PSHB	Push B; (SP)-1⇒SP; (B)⇒M _{SP}	INH	37	Os	[- - - - - - - -]
PSHC	Push CCR; (SP)-1⇒SP; (CCR)⇒M _{SP}	INH	39	Os	[- - - - - - - -]
PSHD	Push D (SP)-2⇒SP; (A:B)⇒M _{SP} :M _{SP} +1	INH	3B	OS	[- - - - - - - -]
PSHX	Push X (SP)-2⇒SP; (X _H :X _L)⇒M _{SP} :M _{SP} +1	INH	34	OS	[- - - - - - - -]
PSHY	Push Y (SP)-2⇒SP; (Y _H :Y _L)⇒M _{SP} :M _{SP} +1	INH	35	OS	[- - - - - - - -]
PULA	Pull A (M _{SP})⇒A; (SP)+1⇒SP	INH	32	ufO	[- - - - - - - -]
PULB	Pull B (M _{SP})⇒B; (SP)+1⇒SP	INH	33	ufO	[- - - - - - - -]
PULC	Pull CCR (M _{SP})⇒CCR; (SP)+1⇒SP	INH	38	ufO	Δ ↓ Δ Δ Δ Δ Δ Δ
PULD	Pull D (M _{SP} :M _{SP} +1)⇒A:B; (SP)+2⇒SP	INH	3A	UfO	[- - - - - - - -]

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
PULX	Pull X (M _{SP} :M _{SP+1})⇒X _H :X _L ; (SP)+2⇒SP	INH	30	UfO	[-][-][-][-][-][-]
PULY	Pull Y (M _{SP} :M _{SP+1})⇒Y _H :Y _L ; (SP)+2⇒SP	INH	31	UfO	[-][-][-][-][-][-]
REV	Rule evaluation, unweighted; find smallest rule input; store to rule outputs unless fuzzy output is larger	Special	18 3A	Orf(t^tx)O* ff+Orft^**	[-][-]?[-]?[Δ]?[Δ]
*The t^tx loop is executed once for each element in the rule list. The ^ denotes a check for pending interrupt requests. **These are additional cycles caused by an interrupt: ff is the exit sequence and Orft^ is the re-entry sequence.					
REVW	Rule evaluation, weighted; rule weights optional; find smallest rule input; store to rule outputs unless fuzzy output is larger	Special	18 3B	ORf(t^Tx)O* or ORf(r^ffRf)O** ffff+ORft^**** ffff+ORfr^****	[-][-]?[-]?[Δ]!
*With weighting not enabled, the t^Tx loop is executed once for each element in the rule list. The ^ denotes a check for pending interrupt requests. **With weighting enabled, the t^Tx loop is replaced by r^ffRf. ***Additional cycles caused by an interrupt when weighting is not enabled: ffff is the exit sequence and ORft^ is the re-entry sequence. **** Additional cycles caused by an interrupt when weighting is enabled: ffff is the exit sequence and ORfr^ is the re-entry sequence.					
ROL <i>opr16a</i> ROL <i>opr0_xysppc</i> ROL <i>opr9_xysppc</i> ROL <i>opr16_xysppc</i> ROL [D,xysppc] ROL [opr16,xysppc] ROLA ROLB	Rotate left M  Rotate left A Rotate left B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	75 hh 11 65 xb 65 xb ff 65 xbee ff 65 xb 65 xbee ff 45 55	rPwO rPw rPwO frPwP fIfPw fIPrPw O O	[-][-][-][Δ][Δ][Δ][Δ]
ROR <i>opr16a</i> ROR <i>opr0_xysppc</i> ROR <i>opr9_xysppc</i> ROR <i>opr16_xysppc</i> ROR [D,xysppc] ROR [opr16,xysppc] RORA RORB	Rotate right M  Rotate right A Rotate right B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	76 hh 11 66 xb 66 xb ff 66 xbee ff 66 xb 66 xbee ff 46 56	rPwO rPw rPwO frPwP fIfPw fIPrPw O O	[-][-][-][Δ][Δ][Δ][Δ]
RTC	Return from call; (M _{SP})⇒PPAGE (SP)+1⇒SP; (M _{SP} :M _{SP+1})⇒PC _H :PC _L (SP)+2⇒SP	INH	0A	uUnfPPP	[-][-][-][-][-][-]
RTI	Return from interrupt (M _{SP})⇒CCR; (SP)+1⇒SP (M _{SP} :M _{SP+1})⇒B:A; (SP)+2⇒SP (M _{SP} :M _{SP+1})⇒X _H :X _L ; (SP)+4⇒SP (M _{SP} :M _{SP+1})⇒PC _H :PC _L ; (SP)+2⇒SP (M _{SP} :M _{SP+1})⇒Y _H :Y _L ; (SP)+4⇒SP	INH	0B	uUUU PPPP or uUUUufVf PPPP*	[Δ][Δ][Δ][Δ][Δ][Δ][Δ][Δ]
*RTI takes 11 cycles if an interrupt is pending.					
RTS	Return from subroutine (M _{SP} :M _{SP+1})⇒PC _H :PC _L ; (SP)+2⇒SP	INH	3D	UfPPP	[-][-][-][-][-][-]
SBA	Subtract B from A; (A)-(B)⇒A	INH	18 16	OO	[-][-][-][Δ][Δ][Δ][Δ]
SBCA # <i>opr8i</i> SBCA <i>opr8a</i> SBCA <i>opr16a</i> SBCA <i>opr0_xysppc</i> SBCA <i>opr9_xysppc</i> SBCA <i>opr16_xysppc</i> SBCA [D,xysppc] SBCA [opr16,xysppc]	Subtract with carry from A (A)-(M)-C⇒A or (A)-imm-C⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	82 ii 92 dd B2 hh 11 A2 xb A2 xb ff A2 xbee ff A2 xb A2 xbee ff	P rPf rPO rPf rPO frPP fIfPpf fIPrPf	[-][-][-][Δ][Δ][Δ][Δ]



Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
SBCB #opr8i SBCB opr8a SBCB opr16a SBCB oprx0_xysppc SBCB oprx9_xysppc SBCB oprx16_xysppc SBCB [D,xysppc] SBCB [opr16_xysppc]	Subtract with carry from B (B)–(M)–C⇒B or (B)–imm–C⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C2 ii D2 dd F2 hh ll E2 xb E2 xb ff E2 xbee ff E2 xb E2 xbee ff	P rPf rPO rPf rPO frPP fIf rPf fIP rPf	– – – – Δ Δ Δ Δ
SECSame as ORCC #01	Set C bit	IMM	14 01	P	– – – – – – 1
SEISame as ORCC #10	Set I bit	IMM	14 10	P	– – – 1 – – – –
SEVSame as ORCC #02	Set V bit	IMM	14 02	P	– – – – – – 1 –
SEX abc,dxyspSame as TFR r1, r2	Sign extend; 8-bit r1 to 16-bit r2 \$00:(r1)⇒r2 if bit 7 of r1 is 0 \$FF:(r1)⇒r2 if bit 7 of r1 is 1	INH	B7 eb	P	– – – – – – – –
STAA opr8a STAA opr16a STAA oprx0_xysppc STAA oprx9_xysppc STAA oprx16_xysppc STAA [D,xysppc] STAA [opr16_xysppc]	Store accumulator A (A)⇒M	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5A dd 7A hh ll 6A xb 6A xb ff 6A xbee ff 6A xb 6A xbee ff	Pw PwO Pw PwO PwP PIfw PIPw	– – – – Δ Δ 0 –
STAB opr8a STAB opr16a STAB oprx0_xysppc STAB oprx9_xysppc STAB oprx16_xysppc STAB [D,xysppc] STAB [opr16_xysppc]	Store accumulator B (B)⇒M	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5B dd 7B hh ll 6B xb 6B xb ff 6B xbee ff 6B xb 6B xbee ff	Pw PwO Pw PwO PwP PIfw PIPw	– – – – Δ Δ 0 –
STD opr8a STD opr16a STD oprx0_xysppc STD oprx9_xysppc STD oprx16_xysppc STD [D,xysppc] STD [opr16_xysppc]	Store D (A:B)⇒M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5C dd 7C hh ll 6C xb 6C xb ff 6C xbee ff 6C xb 6C xbee ff	PW PWO PW PWO PWP PIfW PIPW	– – – – Δ Δ 0 –
STOP	Stop processing; (SP)–2⇒SP RTN _H :RTN _L ⇒M _{SP} :M _{SP+1} (SP)–2⇒SP; (Y _H :Y _L)⇒M _{SP} :M _{SP+1} (SP)–2⇒SP; (X _H :X _L)⇒M _{SP} :M _{SP+1} (SP)–2⇒SP; (B:A)⇒M _{SP} :M _{SP+1} (SP)–1⇒SP; (CCR)⇒M _{SP} Stop all clocks	INH	18 3E	OOSSSSsf (enter stop mode) fVfPPP (exit stop mode) ff (continue stop mode) OO (if stop mode disabled by S=1)	– – – – – – – –
STS opr8a STS opr16a STS oprx0_xysppc STS oprx9_xysppc STS oprx16_xysppc STS [D,xysppc] STS [opr16_xysppc]	Store SP (SP _H :SP _L)⇒M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5F dd 7F hh ll 6F xb 6F xb ff 6F xbee ff 6F xb 6F xbee ff	PW PWO PW PWO PWP PIfW PIPW	– – – – Δ Δ 0 –
STX opr8a STX opr16a STX oprx0_xysppc STX oprx9_xysppc STX oprx16_xysppc STX [D,xysppc] STX [opr16_xysppc]	Store X (X _H :X _L)⇒M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5E dd 7E hh ll 6E xb 6E xb ff 6E xbee ff 6E xb 6E xbee ff	PW PWO PW PWO PWP PIfW PIPW	– – – – Δ Δ 0 –

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C																								
STY <i>opr8a</i> STY <i>opr16a</i> STY <i>opr0_xysppc</i> STY <i>opr9,xysppc</i> STY <i>opr16,xysppc</i> STY [D, <i>xysppc</i>] STY [<i>opr16,xysppc</i>]	Store Y (Y _H :Y _L)⇒M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5D dd 7D hh ll 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff	PW PWO PW PWO PWP PIfW PIPW	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>0</td><td>-</td></tr></table>	-	-	-	-	Δ	Δ	0	-																
-	-	-	-	Δ	Δ	0	-																						
SUBA # <i>opr8i</i> SUBA <i>opr8a</i> SUBA <i>opr16a</i> SUBA <i>opr0_xysppc</i> SUBA <i>opr9,xysppc</i> SUBA <i>opr16,xysppc</i> SUBA [D, <i>xysppc</i>] SUBA [<i>opr16,xysppc</i>]	Subtract from A (A)−(M)⇒A or (A)−imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	80 ii 90 dd B0 hh ll A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	Δ	Δ																
-	-	-	-	Δ	Δ	Δ	Δ																						
SUBB # <i>opr8i</i> SUBB <i>opr8a</i> SUBB <i>opr16a</i> SUBB <i>opr0_xysppc</i> SUBB <i>opr9,xysppc</i> SUBB <i>opr16,xysppc</i> SUBB [D, <i>xysppc</i>] SUBB [<i>opr16,xysppc</i>]	Subtract from B (B)−(M)⇒B or (B)−imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh ll E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	Δ	Δ																
-	-	-	-	Δ	Δ	Δ	Δ																						
SUBD # <i>opr16i</i> SUBD <i>opr8a</i> SUBD <i>opr16a</i> SUBD <i>opr0_xysppc</i> SUBD <i>opr9,xysppc</i> SUBD <i>opr16,xysppc</i> SUBD [D, <i>xysppc</i>] SUBD [<i>opr16,xysppc</i>]	Subtract from D (A:B)−(M:M+1)⇒A:B or (A:B)−imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	83 jj kk 93 dd B3 hh ll A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff	PO RPf RPO RPf RPO frPP fIfRPf fIPRPf	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	Δ	Δ																
-	-	-	-	Δ	Δ	Δ	Δ																						
SWI	Software interrupt; (SP)−2⇒SP RTN _H :RTN _L ⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (Y _H :Y _L)⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (X _H :X _L)⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (B:A)⇒M _{SP} :M _{SP+1} (SP)−1⇒SP; (CCR)⇒M _{SP} ;1⇒I (SWI vector)⇒PC	INH	3F	VSPSSPSsP*	<table><tr><td>-</td><td>-</td><td>-</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	1	-	-	-	-																
-	-	-	1	-	-	-	-																						
*The CPU also uses VSPSSPSsP for hardware interrupts and unimplemented opcode traps.																													
TAB	Transfer A to B; (A)⇒B	INH	18 0E	OO	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>0</td><td>-</td></tr></table>	-	-	-	-	Δ	Δ	0	-																
-	-	-	-	Δ	Δ	0	-																						
TAP	Transfer A to CCR; (A)⇒CCR Assembled as TFR A, CCR	INH	B7 02	P	<table><tr><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ																
Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ																						
TBA	Transfer B to A; (B)⇒A	INH	18 0F	OO	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>0</td><td>-</td></tr></table>	-	-	-	-	Δ	Δ	0	-																
-	-	-	-	Δ	Δ	0	-																						
TBEQ <i>abdxysp,rel9</i>	Test and branch if equal to 0 If (counter)=0, then (PC)+2+rel⇒PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-																
-	-	-	-	-	-	-	-																						
TBL <i>opr0_xysppc</i>	Table lookup and interpolate, 8-bit (M)+[(B)×((M+1)−(M))] ⇒A	IDX	18 3D xb	OrffFP	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Δ</td><td>Δ</td><td>-</td><td>Δ</td></tr></table>	-	-	-	-	Δ	Δ	-	Δ																
-	-	-	-	Δ	Δ	-	Δ																						
TBNE <i>abdxysp,rel9</i>	Test and branch if not equal to 0 If (counter)≠0, then (PC)+2+rel⇒PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-																
-	-	-	-	-	-	-	-																						
TFR <i>abcdxysp,abcdxysp</i>	Transfer from register to register (r1)⇒r2r1 and r2 same size \$00:(r1)⇒r2r1=8-bit; r2=16-bit (r1 _L)⇒r2r1=16-bit; r2=8-bit	INH	B7 eb	P	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td colspan="8">or</td></tr><tr><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td><td>Δ</td></tr></table>	-	-	-	-	-	-	-	-	or								Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
-	-	-	-	-	-	-	-																						
or																													
Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ																						
TPASame as TFR CCR ,A	Transfer CCR to A; (CCR)⇒A	INH	B7 20	P	<table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>	-	-	-	-	-	-	-	-																
-	-	-	-	-	-	-	-																						

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
TRAP <i>trapnum</i>	Trap unimplemented opcode; (SP)−2⇒SP RTN _H :RTN _L ⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (Y _H :Y _L)⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (X _H :X _L)⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (B:A)⇒M _{SP} :M _{SP+1} (SP)−1⇒SP; (CCR)⇒M _{SP} 1⇨I; (trap vector)⇒PC	INH	18 tn tn = \$30–\$39 or tn = \$40–\$FF	OVSPSSPSSP	[][][][1][][][][]
TST <i>opr16a</i> TST <i>opr0_xysppc</i> TST <i>opr9,xysppc</i> TST <i>opr16,xysppc</i> TST [D, <i>xysppc</i>] TST [<i>opr16,xysppc</i>] TSTA TSTB	Test M; (M)−0 Test A; (A)−0 Test B; (B)−0	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	F7 hh ll E7 xb E7 xb ff E7 xbee ff E7 xb E7 xbee ff 97 D7	rPO rPf rPO frPP fIf rPf fIP rPf O O	[][][][Δ][0][0]
TSXSame as TFR SP,X	Transfer SP to X; (SP)⇒X	INH	B7 75	P	[][][][][][][]
TSYSame as TFR SP,Y	Transfer SP to Y; (SP)⇒Y	INH	B7 76	P	[][][][][][][]
TXSSame as TFR X,SP	Transfer X to SP; (X)⇒SP	INH	B7 57	P	[][][][][][][]
TYSSame as TFR Y,SP	Transfer Y to SP; (Y)⇒SP	INH	B7 67	P	[][][][][][][]
WAI	Wait for interrupt; (SP)−2⇒SP RTN _H :RTN _L ⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (Y _H :Y _L)⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (X _H :X _L)⇒M _{SP} :M _{SP+1} (SP)−2⇒SP; (B:A)⇒M _{SP} :M _{SP+1} (SP)−1⇒SP; (CCR)⇒M _{SP}	INH	3E	OSSSSsf (before interrupt) fvfPPP (after interrupt)	[][][][][][][] or [][][1][][][][] or [1][1][][][][][]
WAV	Calculate weighted average; sum of products (SOP) and sum of weights (SOW)* $\sum_{i=1}^B S_i F_i \Rightarrow Y:D$ $\sum_{i=1}^B F_i \Rightarrow X$	Special	18 3C	Of(frr^ffff)O** SSS+UUUrr^***	[][?][?][Δ][?][?]
*Initialize B, X, and Y: B=number of elements; X points at first element in S _i list; Y points at first element in F _i list. All S _i and F _i elements are 8-bit values. **The frr^ffff sequence is the loop for one iteration of SOP and SOW accumulation. The ^ denotes a check for pending interrupt requests. ***Additional cycles caused by an interrupt: SSS is the exit sequence and UUUrr^ is the re-entry sequence. Intermediate values use six stack bytes.					
wavr*	Resume executing interrupted WAV	Special	3C	UUUrr^ffff(frr^ffff)O** SSS+UUUrr^***	[][?][?][Δ][?][?]
*wavr is a pseudoinstruction that recovers intermediate results from the stack rather than initializing them to 0. **The frr^ffff sequence is the loop for one iteration of SOP and SOW recovery. The ^ denotes a check for pending interrupt requests. ***These are additional cycles caused by an interrupt: SSS is the exit sequence and UUUrr^ is the re-entry sequence.					
XGDXXsame as EXG D, X	Exchange D with X; (D)⇔(X)	INH	B7 C5	P	[][][][][][][]
XGDYsame as EXG D, Y	Exchange D with Y; (D)⇔(Y)	INH	B7 C6	P	[][][][][][][]

1.8.1 Register and Memory Notation

Table 1-3 Register and Memory Notation

A or <i>a</i>	Accumulator A
A _n	Bit n of accumulator A
B or <i>b</i>	Accumulator B
B _n	Bit n of accumulator B
D or <i>d</i>	Accumulator D
D _n	Bit n of accumulator D
X or <i>x</i>	Index register X
X _H	High byte of index register X
X _L	Low byte of index register X
X _n	Bit n of index register X
Y or <i>y</i>	Index register Y
Y _H	High byte of index register Y
Y _L	Low byte of index register Y
Y _n	Bit n of index register Y
SP or <i>sp</i>	Stack pointer
SP _n	Bit n of stack pointer
PC or <i>pc</i>	Program counter
PC _H	High byte of program counter
PC _L	Low byte of program counter
CCR or <i>c</i>	Condition code register
M	Address of 8-bit memory location
M _n	Bit n of byte at memory location M
R _n	Bit n of the result of an arithmetic or logical operation
In	Bit n of the intermediate result of an arithmetic or logical operation
RTN _H	High byte of return address
RTN _L	Low byte of return address
()	Contents of

1.8.2 Source Form Notation

The **Source Form** column of the summary in **Table 1-2** gives essential information about assembler source forms. For complete information about writing source files for a particular assembler, refer to the documentation provided by the assembler vendor.

Everything in the **Source Form** column, *except expressions in italic characters*, is literal information which must appear in the assembly source file exactly as shown. The initial 3- to 5-letter mnemonic is always a literal expression. All commas, pound signs (#), parentheses, square brackets ([or]), plus signs (+), minus signs (–), and the register designation (A, B, D), are literal characters.

The groups of italic characters shown in **Table 1-4** represent variable information to be supplied by the programmer. These groups can include any alphanumeric character or the underscore character, but cannot

include a space or comma. For example, the groups *xysppc* and *opr0_xysppc* are both valid, but the two groups *opr0 xysppc* are not valid because there is a space between them.

Table 1-4 Source Form Notation

<i>abc</i>	Register designator for A, B, or CCR
<i>abcdxysp</i>	Register designator for A, B, CCR, D, X, Y, or SP
<i>abd</i>	Register designator for A, B, or D
<i>abdxysp</i>	Register designator for A, B, D, X, Y, or SP
<i>dxysp</i>	Register designator for D, X, Y, or SP
<i>msk8</i>	8-bit mask value Some assemblers require the # symbol before the mask value.
<i>opr8i</i>	8-bit immediate value
<i>opr16i</i>	16-bit immediate value
<i>opr8a</i>	8-bit address value used with direct address mode
<i>opr16a</i>	16-bit address value
<i>opr0_xysp</i>	Indexed addressing postbyte code: <i>opr3,-xysp</i> — Predecrement X, Y, or SP by 1–8 <i>opr3,+xysp</i> — Preincrement X, Y, or SP by 1–8 <i>opr3,xysp-</i> — Postdecrement X, Y, or SP by 1–8 <i>opr3,xysp+</i> — Postincrement X, Y, or SP by 1–8 <i>opr5,xysppc</i> — 5-bit constant offset from X, Y, SP, or PC <i>abd,xysppc</i> — Accumulator A, B, or D offset from X, Y, SP, or PC
<i>opr3</i>	Any positive integer from 1 to 8 for pre/post increment/decrement
<i>opr5</i>	Any integer from –16 to +15
<i>opr9</i>	Any integer from –256 to +255
<i>opr16</i>	Any integer from –32,768 to +65,535
<i>page</i>	8-bit value for PPAGE register Some assemblers require the # symbol before this value.
<i>rel8</i>	Label of branch destination within –256 to +255 locations
<i>rel9</i>	Label of branch destination within –512 to +511 locations
<i>rel16</i>	Any label within the 64-Kbyte memory space
<i>trapnum</i>	Any 8-bit integer from \$30 to \$39 or from \$40 to \$FF
<i>xysp</i>	Register designator for X or Y or SP
<i>xysppc</i>	Register designator for X or Y or SP or PC

1.8.3 Operation Notation

Table 1-5 Operation Notation

+	Add
–	Subtract
•	AND
	OR
⊕	Exclusive OR
×	Multiply
÷	Divide
:	Concatenate
⇒	Transfer
↔	Exchange

1.8.4 Address Mode Notation

Table 1-6 Address Mode Notation

INH	Inherent; no operands in instruction stream
IMM	Immediate; operand immediate value in instruction stream
DIR	Direct; operand is lower byte of address from \$0000 to \$00FF
EXT	Operand is a 16-bit address
REL	Two's complement relative offset; for branch instructions
IDX	Indexed (no extension bytes); includes: 5-bit constant offset from X, Y, SP or PC Pre/post increment/decrement by 1–8 Accumulator A, B, or D offset
IDX1	9-bit signed offset from X, Y, SP, or PC; 1 extension byte
IDX2	16-bit signed offset from X, Y, SP, or PC; 2 extension bytes
[IDX2]	Indexed-indirect; 16-bit offset from X, Y, SP, or PC
[D, IDX]	Indexed-indirect; accumulator D offset from X, Y, SP, or PC

1.8.5 Machine Code Notation

In the **Machine Code (Hex)** column of the summary in **Table 1-2**, digits 0–9 and upper case letters A–F represent hexadecimal values. Pairs of lower-case letters represent 8-bit values as shown in **Table 1-7**.

Table 1-7 Machine Code Notation

dd	8-bit direct address from \$0000 to \$00FF; high byte is \$00
ee	High byte of a 16-bit constant offset for indexed addressing
eb	Exchange/transfer postbyte
ff	Low eight bits of a 9-bit signed constant offset in indexed addressing, or low byte of a 16-bit constant offset in indexed addressing
hh	High byte of a 16-bit extended address
ii	8-bit immediate data value
jj	High byte of a 16-bit immediate data value
kk	Low byte of a 16-bit immediate data value
lb	Loop primitive (DBNE) postbyte
ll	Low byte of a 16-bit extended address
mm	8-bit immediate mask value for bit manipulation instructions; bits that are set indicate bits to be affected
pg	Program page or bank number used in CALL instruction
qq	High byte of a 16-bit relative offset for long branches
tn	Trap number from \$30 to \$39 or from \$40 to \$FF
rr	Signed relative offset \$80 (–128) to \$7F (+127) relative to the byte following the relative offset byte, or low byte of a 16-bit relative offset for long branches
xb	Indexed addressing postbyte

1.8.6 Access Detail Notation

A single-letter code in the **Access Detail** column of **Table 1-2** represents a single CPU access cycle. An upper-case letter indicates a 16-bit access.

Table 1-8 Access Detail Notation

£	Free cycle. During an £ cycle, the CPU does not use the bus. An £ cycle is always one cycle of the system bus clock. An £ cycle can be used by a queue controller or the background debug system to perform a single-cycle access without disturbing the CPU.
g	Read PPAGE register. A g cycle is used only in CALL instructions and is not visible on the external bus. Since PPAGE is an internal 8-bit register, a g cycle is never stretched.
I	Read indirect pointer. Indexed-indirect instructions use the 16-bit indirect pointer from memory to address the instruction operand. An I cycle is a 16-bit read that can be aligned or misaligned. An I cycle is extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the corresponding data is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. An I cycle is also stretched if it corresponds to a misaligned access to a memory that is not designed for single-cycle misaligned access.
i	Read indirect PPAGE value. An i cycle is used only in indexed-indirect CALL instructions. The 8-bit PPAGE value for the CALL destination is fetched from an indirect memory location. An i cycle is stretched only when controlled by a chip-select circuit that is programmed for slow memory.
n	Write PPAGE register. An n cycle is used only in CALL and RTC instructions to write the destination value of the PPAGE register and is not visible on the external bus. Since the PPAGE register is an internal 8-bit register, an n cycle is never stretched.
o	<p>Optional cycle. An o cycle adjusts instruction alignment in the instruction queue. An o cycle can be a free cycle (£) or a program word access cycle (P). When the first byte of an instruction with an odd number of bytes is misaligned, the o cycle becomes a P cycle to maintain queue order. If the first byte is aligned, the o cycle is an £ cycle.</p> <p>The \$18 prebyte for a page-two opcode is treated as a special one-byte instruction. If the prebyte is misaligned, the o cycle at the beginning of the instruction becomes a P cycle to maintain queue order. If the prebyte is aligned, the o cycle is an £ cycle. If the instruction has an odd number of bytes, it has a second o cycle at the end. If the first o cycle is a P cycle (prebyte misaligned), the second o cycle is an £ cycle. If the first o cycle is an £ cycle (prebyte aligned), the second o cycle is a P cycle.</p> <p>An o cycle that becomes a P cycle can be extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the program is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. An o cycle that becomes an £ cycle is never stretched.</p>
P	Program word access. Program information is fetched as aligned 16-bit words. A P cycle is extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the program is stored externally. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory.
r	8-bit data read. An r cycle is stretched only when controlled by a chip-select circuit programmed for slow memory.
R	16-bit data read. An R cycle is extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the corresponding data is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. An R cycle is also stretched if it corresponds to a misaligned access to a memory that is not designed for single-cycle misaligned access.
s	Stack 8-bit data. An s cycle is stretched only when controlled by a chip-select circuit programmed for slow memory.

Table 1-8 Access Detail Notation (Continued)

S	Stack 16-bit data. An S cycle is extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the SP is pointing to external memory. There can be additional stretching if the address space is assigned to a chip-select circuit programmed for slow memory. An S cycle is also stretched if it corresponds to a misaligned access to a memory that is not designed for single-cycle misaligned access. The internal RAM is designed to allow single cycle misaligned word access.
w	8-bit data write. A w cycle is stretched only when controlled by a chip-select circuit programmed for slow memory.
W	16-bit data write. A W cycle is extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the corresponding data is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. A w cycle is also stretched if it corresponds to a misaligned access to a memory that is not designed for single-cycle misaligned access.
u	Unstack 8-bit data. A w cycle is stretched only when controlled by a chip-select circuit programmed for slow memory.
U	Unstack 16-bit data. A U cycle is extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the SP is pointing to external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. A U cycle is also stretched if it corresponds to a misaligned access to a memory that is not designed for single-cycle misaligned access. The internal RAM is designed to allow single-cycle misaligned word access.
V	16-bit vector fetch. Vectors are always aligned 16-bit words. A V cycle is extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the program is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory.
t	8-bit conditional read. A t cycle is either a data read cycle or a free cycle, depending on the data and flow of the REVW instruction. A t cycle is stretched only when controlled by a chip-select circuit programmed for slow memory.
T	16-bit conditional read. A T cycle is either a data read cycle or a free cycle, depending on the data and flow of the REV or REVW instruction. A T cycle is extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the corresponding data is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. A T cycle is also stretched if it corresponds to a misaligned access to a memory that is not designed for single-cycle misaligned access.
x	8-bit conditional write. An x cycle is either a data write cycle or a free cycle, depending on the data and flow of the REV or REVW instruction. An x cycle is stretched only when controlled by a chip-select circuit programmed for slow memory.
Special Notation for Branch Taken/Not Taken	
PPP/P	A short branch requires three cycles if taken, one cycle if not taken. Since the instruction consists of a single word containing both an opcode and an 8-bit offset, the not-taken case is simple — the queue advances, another program word fetch is made, and execution continues with the next instruction. The taken case requires that the queue be refilled so that execution can continue at a new address. First, the effective address of the destination is determined, then the CPU performs three program word fetches from that address.
OPPP/OPO	A long branch requires four cycles if taken, three cycles if not taken. An O cycle is required because all long branches are page two opcodes and thus include the \$18 prebyte. The prebyte is treated as a one-byte instruction. If the prebyte is misaligned, the O cycle is a P cycle; if the prebyte is aligned, the O cycle is an F cycle. As a result, both the taken and not-taken cases use one O cycle for the prebyte. In the not-taken case, the queue must advance so that execution can continue with the next instruction, and another O cycle is required to maintain the queue. The taken case requires that the queue be refilled so that execution can continue at a new address. First, the effective address of the destination is determined, then the CPU performs three program word fetches from that address.

1.8.7 Condition Code State Notation

Table 1-9 Condition Code State Notation

–	Not changed by operation
0	Cleared by operation
1	Set by operation
Δ	Set or cleared by operation
↓	May be cleared or remain set, but not set by operation
↑	May be set or remain cleared, but not cleared by operation
?	May be changed by operation but final state not defined
!	Used for a special purpose