Yosys Verilog Parsing Error: Unable to Synthesize After Reading File

I encountered an error while using Yosys to read a Verilog file. The steps and the error message are as follows:

After this error, the parsing process is interrupted. I have checked the Verilog file for syntax errors but couldn't find any obvious issues. I am using the latest version of Yosys.