## Vivado Hang During Synthesis with Specific Constraints.

I am encountering an issue where Vivado hangs during the synthesis optimizating process. My system is running on Linux, and I'm using Vivado version 2024.1. The commands I use in the terminal are:

vivado -mode tcl

read\_verilog rtl.v

synth\_design -top top -flatten\_hierarchy none -gated\_clock\_conversion auto -bufg 12 -directive AreaMapLargeShiftRegToBRAM -fsm\_extraction gray -resource\_sharing on -control\_set\_opt\_threshold 20 -shreg\_min\_size 11 -max\_bram 33 -max\_uram 50 -max\_dsp 16 -max\_bram\_cascade\_height 10 -max\_uram\_cascade\_height 17 -cascade\_dsp force -incremental\_mode quick -no\_lc -retiming

Vivado hangs during synthesis with these constraints. This suggests a potential issue with Vivado's handling of these specific constraints.