Skip to content
View SVPawanAdithya's full-sized avatar

Highlights

  • Pro

Block or report SVPawanAdithya

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Tb-detection Tb-detection Public

    Python

  2. configurable-multi-mode-spi-master configurable-multi-mode-spi-master Public

    Configurable Multi-Mode SPI Master RTL design in SystemVerilog with support for all 4 SPI modes, MSB/LSB-first transmission, automated functional verification, Questa simulation, and Quartus synthe…

    SystemVerilog