Designing digital logic circuits 🛠️
Aspiring VLSI Engineer | Electrical Engineering Undergrad | Building digital hardware with Verilog HDL.
- Delhi
- in/saket-jha-5389b7320
Popular repositories Loading
-
Combinational-Hardware-Sorting-Network-Bitonic-Sort-
Combinational-Hardware-Sorting-Network-Bitonic-Sort- PublicParameterized and pipelined SystemVerilog implementation of a Bitonic Sorting Network.
SystemVerilog 2
-
VLSI-Verification-Prep
VLSI-Verification-Prep Public6-week intensive sprint tracking daily progress in Verilog RTL design, SystemVerilog OOP, and UVM concepts for internship preparation.
-
-
-
-
4-bit-binary-subtractor
4-bit-binary-subtractor PublicVHDL code and testbenches for a 4-bit binary subtractor.
SystemVerilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.