MIPS core instructions	Name	Format	MIPS arithmetic core	Name	Format
add	add	R	multiply	mult	R
add immediate	addi	1	multiply unsigned	multu	R
add unsigned	addu	R	divide	div	R
add immediate unsigned	addiu	1	divide unsigned	divu	R
subtract	sub	R	move from Hi	mfhi	R
subtract unsigned	subu	R	move from Lo	mflo	R
AND	AND	R	move from system control (EPC)	mfc0	R
AND immediate	ANDi	1	floating-point add single	add.s	R
OR	OR	R	floating-point add double	add.d	R
OR immediate	ORi	1	floating-point subtract single	sub.s	R
NOR	NOR	R	floating-point subtract double	sub.d	R
shift left logical	s11	R	floating-point multiply single	mul.s	R
shift right logical	srl	R	floating-point multiply double	mul.d	R
load upper immediate	lui	1	floating-point divide single	div.s	R
load word	1w	1	floating-point divide double	div.d	R
store word	SW	1	load word to floating-point single	lwc1	1
load halfword unsigned	1hu	1	store word to floating-point single	swc1	I
store halfword	sh	1	load word to floating-point double	ldc1	1
load byte unsigned	1 bu	I	store word to floating-point double	sdc1	I
store byte	sb	1	branch on floating-point true	bc1t	I
load linked (atomic update)	11	1	branch on floating-point false	bc1f	1
store cond. (atomic update)	sc	1	floating-point compare single	c.x.s	R
branch on equal	beq	1	(x = eq, neq, lt, le, gt, ge)		
branch on not equal	bne	1	floating-point compare double	c.x.d	R
jump	j	J	(x = eq, neq, lt, le, gt, ge)		
jump and link	jal	J			
jump register	jr	R			
set less than	slt	R			
set less than immediate	slti	1			
set less than unsigned	sltu	R			

**FIGURE 3.24** The MIPS instruction set. This book concentrates on the instructions in the left column. This information is also found in columns 1 and 2 of the MIPS Reference Data Card at the front of this book.

ı

sltiu

set less than immediate unsigned

Copyright © 2021 Elsevier Inc. All rights reserved