```
always_comb begin
```

```
-----*/
/*no state change by default*/
vstate = rstate:
v_cpu_res = \{0, 0\}; tag_write = \{0, 0, 0\};
/*read tag by default*/
tag_req.we = '0;
/*direct map index for tag*/
tag_req.index = cpu_req.addr[13:4];
/*read current cache line by default*/
data_req.we = '0;
/*direct map index for cache data*/
data_req.index = cpu_req.addr[13:4];
/*modify correct word (32-bit) based on address*/
data_write = data_read;
case(cpu_reg.addr[3:2])
2'b00:data_write[31:0] = cpu_req.data;
2'b01:data_write[63:32] = cpu_req.data;
2'b10:data_write[95:64] = cpu_req.data;
2'b11:data_write[127:96] = cpu_req.data;
endcase
/*read out correct word(32-bit) from cache (to CPU)*/
case(cpu_req.addr[3:2])
2'b00:v_cpu_res.data = data_read[31:0];
2'b01:v_cpu_res.data = data_read[63:32];
2'b10:v_cpu_res.data = data_read[95:64];
2'b11:v_cpu_res.data = data_read[127:96];
endcase
/*memory request address (sampled from CPU request)*/
v_mem_req.addr = cpu_req.addr;
/*memory request data (used in write)*/
v_mem_req.data = data_read;
v_mem_req.rw = '0;
```

FIGURE e5.12.6 FSM in SystemVerilog, part II. This section describes the default value of all signals. The following figures will set these values for one clock cycle, and this Verilog will reset it to these values for the following clock cycle.