Addressing mode	ARM	MIPS
Register operand	Х	X
Immediate operand	Х	X
Register + offset (displacement or based)	Х	Х
Register + register (indexed)	Х	_
Register + scaled register (scaled)	Х	_
Register + offset and update register	Х	_
Register + register and update register	Х	_
Autoincrement, autodecrement	Х	_
PC-relative data	Х	_

FIGURE 2.33 Summary of data addressing modes. ARM has separate register indirect and register + offset addressing modes, rather than just putting 0 in the offset of the latter mode. To get greater addressing range, ARM shifts the offset left 1 or 2 bits if the data size is halfword or word.

Copyright © 2021 Elsevier Inc. All rights reserved