

FIGURE B.5.5 Adder hardware for the CarryOut signal. The rest of the adder hardware is the logic for the Sum output given in the equation on this page.

Copyright $\ensuremath{\texttt{@}}$ 2021 Elsevier Inc. All rights reserved