```verilog
            if (reset) begin
                         out <= 8'b0 ;
            end
            else if (ctl) begin
                         out <= out + 1;
            end
            else begin
                         out <= out - 1;
            end
endmodule
```

Unn Fig. B-3