

```

module TrafficLite (EWCAR,NSCAR,EWLite,NSLite,clock);

    input EWCAR, NSCAR,clock;
output EWLite,NSLite;

reg state;

initial state=0; //set initial state

//following two assignments set the output, which is based
only on the state variable
assign NSLite = ~ state; //NSLite on if state = 0;
assign EWLite = state; //EWLite on if state = 1

always @(posedge clock) // all state updates on a positive
clock edge
    case (state)
        0: state = EWCAR; //change state only if EWCAR
        1: state = NSCAR; //change state only if NSCAR
    endcase
endmodule

```

**FIGURE B.10.4** A Verilog version of the traffic light controller.