



**FIGURE B.2.2** Logic gate implementation of  $\overline{A + B}$  using explicit inverters on the left and bubbled inputs and outputs on the right. This logic function can be simplified to  $A \cdot B$  or in Verilog, `A & ~ B`.