```
module MIPSALU (ALUctl, A, B, ALUOut, Zero);
   input [3:0] ALUctl;
   input [31:0] A,B;
   output reg [31:0] ALUOut;
   output Zero;
   assign Zero = (ALUOut==0); //Zero is true if ALUOut is 0
   always @(ALUctl, A, B) begin //reevaluate if these change
      case (ALUctl)
          0: ALUOut <= A & B:
          1: ALUOut <= A | B;
          2: ALUOut \le A + B;
          6: ALUOut <= A - B:
          7: ALUOut <= A < B ? 1 : 0;
          12: ALUOut \langle = \sim (A \mid B); // result is nor
          default: ALUOut <= 0:
      endcase
    end
endmodule
FIGURE B.5.15 A Verilog behavioral defi nition of a MIPS ALU.
```

Copyright © 2021 Elsevier Inc. All rights reserved