Characteristic	ARM Cortex-A53	Intel Core i7
L1 cache organization	Split instruction and data caches	Split instruction and data caches
L1 cache size	8-64 KiB each for instructions/data	32 KiB each for instructions/data per core
L1 cache associativity	2-way (I), 2-way (D) set associative	8-way (I), 8-way (D) set associative
L1 replacement	Random	Approximated LRU
L1 block size	64 bytes	64 bytes
L1 write policy	Write-back, Write-allocate(?)	Write-back, No-write-allocate
L1 hit time (load-use)	1 clock cycle	4 clock cycles, pipelined
L2 cache organization	Unified (instruction and data)	Unified (instruction and data) per core
L2 cache size	128 KiB to 2 MiB	256 KiB (0.25 MiB)
L2 cache associativity	8-way set associative	4-way set associative
L2 replacement	Approximated LRU	Approximated LRU
L2 block size	64 bytes	64 bytes
L2 write policy	Write-back, Write-allocate	Write-back, Write-allocate
L2 hit time	11 clock cycles	12 clock cycles
L3 cache organization		Unified (instruction and data)
L3 cache size	-	2 MiB/core, shared
L3 cache associativity		16-way set associative
L3 replacement		Approximated LRU
L3 block size		64 bytes
L3 write policy		Write-back, Write-allocate
L3 hit time		44 clock cycles

FIGURE 5.43 Caches in the ARM Cortex-A53 and Intel Core i7 6700. The miss penalty on the A53 is 13 clock cycles for the L1 cache and 124 for the L2 cache.

Copyright © 2021 Elsevier Inc. All rights reserved