```
module TrafficLite (EWCar.NSCar.EWLite,NSLite,clock);
   input EWCar, NSCar, clock;
output EWLite, NSLite;
reg state;
initial state=0: //set initial state
//following two assignments set the output, which is based
only on the state variable
assign NSLite = \sim state; //NSLite on if state = 0;
assign EWLite = state; //EWLite on if state = 1
always @(posedge clock) // all state updates on a positive
clock edge
   case (state)
      0: state = EWCar; //change state only if EWCar
      1: state = NSCar; //change state only if NSCar
   endcase
endmodule
```

FIGURE B.10.4 A Verilog version of the traffic light controller.