

| Index | V | Tag | Data |
|-------|---|-----|------|
| 000 | N | | |
| 001 | N | | |
| 010 | N | | |
| 011 | N | | |
| 100 | N | | |
| 101 | N | | |
| 110 | N | | |
| 111 | N | | |

a. The initial state of the cache after power-on

| Index | V | Tag | Data |
|-------|---|-------------------|--------------------------------|
| 000 | N | | |
| 001 | N | | |
| 010 | Y | 11 _{two} | Memory (11010 _{two}) |
| 011 | N | | |
| 100 | N | | |
| 101 | N | | |
| 110 | Y | 10 _{two} | Memory (10110 _{two}) |
| 111 | N | | |

c. After handling a miss of address (11010_{two})

| Index | V | Tag | Data |
|-------|---|-------------------|--------------------------------|
| 000 | Y | 10 _{two} | Memory (10000 _{two}) |
| 001 | N | | |
| 010 | Y | 11 _{two} | Memory (11010 _{two}) |
| 011 | Y | 00 _{two} | Memory (00011 _{two}) |
| 100 | N | | |
| 101 | N | | |
| 110 | Y | 10 _{two} | Memory (10110 _{two}) |
| 111 | N | | |

e. After handling a miss of address (00011_{two})

| Index | V | Tag | Data |
|-------|---|-------------------|--------------------------------|
| 000 | N | | |
| 001 | N | | |
| 010 | N | | |
| 011 | N | | |
| 100 | N | | |
| 101 | N | | |
| 110 | Y | 10 _{two} | Memory (10110 _{two}) |
| 111 | N | | |

b. After handling a miss of address (10110_{two})

| Index | V | Tag | Data |
|-------|---|-------------------|--------------------------------|
| 000 | Y | 10 _{two} | Memory (10000 _{two}) |
| 001 | N | | |
| 010 | Y | 11 _{two} | Memory (11010 _{two}) |
| 011 | N | | |
| 100 | N | | |
| 101 | N | | |
| 110 | Y | 10 _{two} | Memory (10110 _{two}) |
| 111 | N | | |

d. After handling a miss of address (10000_{two})

| Index | V | Tag | Data |
|-------|---|-------------------|--------------------------------|
| 000 | Y | 10 _{two} | Memory (10000 _{two}) |
| 001 | N | | |
| 010 | Y | 10 _{two} | Memory (10010 _{two}) |
| 011 | Y | 00 _{two} | Memory (00011 _{two}) |
| 100 | N | | |
| 101 | N | | |
| 110 | Y | 10 _{two} | Memory (10110 _{two}) |
| 111 | N | | |

f. After handling a miss of address (10010_{two})

FIGURE 5.9 The cache contents are shown after each reference request that misses, with the index and tag fields shown in binary for the sequence of addresses on page 404. The cache is initially empty, with all valid bits (V entry in cache) turned off (N). The processor requests the following addresses: 10110_{two} (miss), 11010_{two} (miss), 10110_{two} (hit), 11010_{two} (hit), 10000_{two} (miss), 00011_{two} (miss), 10000_{two} (hit), 10010_{two} (miss), and 10000_{two} (hit). The figures show the cache contents after each miss in the sequence has been handled. When address 10010_{two} (18) is referenced, the entry for address 11010_{two} (26) must be replaced, and a reference to 11010_{two} will cause a subsequent miss. The tag field will contain only the upper portion of the address. The full address of a word contained in cache block i with tag field j for this cache is $j \times 8 + i$, or equivalently the concatenation of the tag field j and the index i . For example, in cache f above, index 010_{two} has tag 10_{two} and corresponds to address 10010_{two}.