

FIGURE B.9.1 A 32K × 8 SRAM showing the 21 address lines (32K = 2 15) and 16 data inputs, the 3 control lines, and the 16 data outputs.