



**FIGURE 4.67 The result of an exception due to arithmetic overflow in the `add` instruction.** The overflow is detected during the EX stage of clock 6, saving the address following the `add` in the EPC register (4C + 4 = 50<sub>hex</sub>). Overflow causes all the Flush signals to be set near the end of this clock cycle, deasserting control values (setting them to 0) for the `add`. Clock cycle 7 shows the instructions converted to bubbles in the pipeline plus the fetching of the first instruction of the exception routine—`sw $25,1000($0)`—from instruction location 8000 0180<sub>hex</sub>. Note that the AND and OR instructions, which are prior to the `add`, still complete. Although not shown, the ALU overflow signal is an input to the control unit.