

FIGURE B.2.2 Logic gate implementation of $\overline{A+B}$ using explicit inverts on the left and bubbled inputs and outputs on the right. This logic function can be simplified to A • or in Verilog, A & ~ B.

Copyright © 2021 Elsevier Inc. All rights reserved