	Instruction name	ARM	MIPS
Register-register	Add	add	addu, addiu
	Add (trap if overflow)	adds; swivs	add
	Subtract	sub	subu
	Subtract (trap if overflow)	subs; swivs	sub
	Multiply	mul	mult, multu
	Divide	_	div, divu
	And	and	and
	Or	orr	or
	Xor	eor	xor
	Load high part register	_	lui
	Shift left logical	Isl <sup>1</sup>	sllv, sll
	Shift right logical	Isr <sup>1</sup>	srlv, srl
	Shift right arithmetic	asr <sup>1</sup>	srav, sra
	Compare	cmp, cmn, tst, teq	slt/i,slt/iu
Data transfer	Load byte signed	Idrsb	lb
	Load byte unsigned	Idrb	Ibu
	Load halfword signed	Idrsh	lh
	Load halfword unsigned	ldrh	lhu
	Load word	Idr	lw
	Store byte	strb	sb
	Store halfword	strh	sh
	Store word	str	sw
	Read, write special registers	mrs, msr	move
	Atomic Exchange	swp, swpb	II;sc

**FIGURE 2.32 ARM register-register and data transfer instructions equivalent to MIPS core.** Dashes mean the operation is not available in that architecture or not synthesized in a few instructions. If there are several choices of instructions equivalent to the MIPS core, they are separated by commas. ARM includes shifts as part of every data operation instruction, so the shifts with superscript 1 are just a variation of a move instruction, such as Isr<sup>1</sup>. Note that ARM has no divide instruction.