

```
module half_adder (A,B,Sum,Carry);  
    input A,B; //two 1-bit inputs  
    output Sum, Carry; //two 1-bit outputs  
    assign Sum = A ^ B; //sum is A xor B  
    assign Carry = A & B; //Carry is A and B  
endmodule
```

**FIGURE B.4.1** A Verilog module that defines a half-adder using continuous assignments.