FIGURE 2.34 Instruction formats for ARM, MIPS, and RISC-V. The differences result from whether the architecture has 16 registers like ARM or 32 registers like MIPS and RISC-V.