MIPS instructions	Name	Format	Pseudo MIPS	Name	Format
add	add	R	move	move	R
subtract	sub	R	multiply	mult	R
add immediate	addi	I	multiply immediate	multi	I
load word	lw	1	load immediate	li	I
store word	SW	1	branch less than	blt	I
load half	1 h	1	branch less than or equal	ble	ı
load half unsigned	1hu	I			
store half	sh	I	branch greater than	bgt	ı
load byte	1 b	1	branch greater than or equal	bge	ı
load byte unsigned	1bu	I			
store byte	sb	I			
load linked	11	I			
store conditional	SC	1	1		
load upper immediate	lui	I	1		
and	and	R	1		
or	or	R	1		
nor	nor	R]		
and immediate	andi	1			
or immediate	ori	I	-		
shift left logical	sll	R	1		
shift right logical	srl	R	1		
branch on equal	beq	I			
branch on not equal	bne	1			
set less than	slt	R			
set less than immediate	slti	1			
set less than immediate unsigned	sltiu	I			
jump	j	J			
jump register	jr	R			
jump and link	jal	J			

FIGURE 2.47 The MIPS instruction set covered so far, with the real MIPS instructions on the left and the pseudoinstructions on the right. Appendix A (Section A.10) describes the full MIPS architecture. Figure 2.1 shows more details of the MIPS architecture revealed in this chapter. The information given here is also found in Columns 1 and 2 of the MIPS Reference Data Card at the front of the book.