State number	Control word bits 17–2	Control word bits 1–0
0	100101000001000	11
1	000000000011000	01
2	00000000010100	10
3	001100000000000	11
4	000000100000010	00
5	001010000000000	00
6	000000001000100	11
7	00000000000011	00
8	010000010100100	00
9	1000000100000000	00

FIGURE D.4.5 The contents of the control memory for an implementation using an explicit counter. The first column shows the state, while the second shows the datapath control bits, and the last column shows the address-control bits in each control word. Bits 17–2 are identical to those in Figure D.3.7.

Copyright © 2021 Elsevier Inc. All rights reserved