Characteristic	ARM Cortex-A53	Intel Core i7
Virtual address	48 bits	48 bits
Physical address	40 bits	36 bits
Page size	Variable: 4, 16, 64 KiB, 1, 2 MiB, 1 GiB	Variable: 4 KiB, 2/4 MiB
TLB organization	1 TLB for instructions and 1 TLB for data	1 TLB for instructions and 1 TLB for data per core
	Both L1 TLBs are fully associative,	Both L1 TLBs are four-way set
	with 10 entries, round robin replacement	associative, LRU replacement
		L1 I-TLB has 128 entries for small
	Unified L2 TLB with 512 entries, 4-way set associate	pages, 7 per thread for large pages
		L1 D-TLB has 64 entries for small
	TLB misses handled in hardware	pages, 32 for large pages
		The L2 TLB is four-way set associative, LRU replacement
		The L2 TLB has 512 entries
		TLB misses handled in hardware

FIGURE 5.42 Address translation and TLB hardware for the ARM Cortex-A8 and Intel Core i7 920. Both processors provide support for large pages, which are used for things like the operating system or mapping a frame buffer. The large-page scheme avoids using a large number of entries to map a single object that is always present.

Copyright © 2021 Elsevier Inc. All rights reserved