Pinned Loading
-
Hardware-Accelerator-for-FFT
Hardware-Accelerator-for-FFT PublicWe collect documentation and code for the Operazione san silvestro
VHDL
-
PoliTeK/PSP-PlantSignalProcessing
PoliTeK/PSP-PlantSignalProcessing PublicBare-metal C++ firmware for audio generation based on biorhythms and capacitive variations of plants. The project uses the Daisy Seed (STM32H7) development board to acquire data from a capacitive s…
-
PoliTeK/PoliTeKDSP
PoliTeK/PoliTeKDSP PublicCollection of instruments/ effects to use on the DaisySeed
C++
-
-
PoliTeK/PoliKick
PoliTeK/PoliKick PublicA PoliTeK eurorack reproduction of the Roland TR-808
-
Multichannel_1D_Convolution_Hardware_Accelerator
Multichannel_1D_Convolution_Hardware_Accelerator PublicA high-performance, fully synthesizable SystemVerilog RTL design of a multichannel 1D convolution hardware accelerator designed for integration within a RISC-V SoC architecture.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.