



Virtual Lab

Course Name:	Digital Design Laboratory	Semester:	III
Date of Performance:	09 / 09 / 2024	Batch No:	D3
Faculty Name:	Mansi Kamble	Roll No:	16010123294
Faculty Sign & Date:		Grade/Marks :	___/25


A < B



A=B



A>B



Flip Flops:

JK flip flop


Experiment to perform logic of JK FLIP FLOP on kit

TRUTH TABLE


Serial No.	clock	J	K	Q(n-1)	Q(n-1)	Q	Q̄	Remark
1	0	0	0	X	X	0	1	No Change
2	1	0	0	0	1	0	1	No change
3	1	0	1	0	1	0	1	Reset
4	1	0	1	0	1	0	1	Reset
5	1	1	0	0	1	1	0	set
6	1	1	1	1	0	0	1	toggle

CLOCK DIAGRAM

D flip flop



RS Flip Flop



T Flip Flop

