

Counters

Introduction: Counters

- **Counters** are circuits that cycle through a specified number of states.
- Two types of counters:
 - ❖ synchronous (parallel) counters
 - ❖ asynchronous (ripple) counters
- Ripple counters allow some flip-flop outputs to be used as a source of clock for other flip-flops.
- Synchronous counters apply the same clock to all flip-flops.

Asynchronous (Ripple) Counters

- Asynchronous counters: the flip-flops do not change states at exactly the same time as they do not have a common clock pulse.
- Also known as ripple counters, as the input clock pulse “ripples” through the counter – cumulative delay is a drawback.

Example: 3-bit ripple binary counter.

Table 8.4 Counting sequence of a 3-bit binary counter

Counter state	Count		
	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1




Fig. 8.10

A 3-bit binary **counter**.




Fig. 8.11

Output waveforms of **counter** of Fig. 8.10.

Synchronous (Parallel) Counters

- Synchronous (parallel) counters: the flip-flops are clocked at the same time by a common clock pulse.

3 bit synchronous counter

Example 8.9 Design a 3-bit synchronous **counter** using $J-K$ FLIP-FLOPS.

Solution

The number of FLIP-FLOPs required is 3. Let the FLIP-FLOPs be FF0, FF1, and FF2 and their inputs and outputs are given below:

FLIP-FLOP	Inputs	Output
FF0	J_0, K_0	Q_0
FF1	J_1, K_1	Q_1
FF2	J_2, K_2	Q_2

Q Output		Inputs	
Present State	Next State	J_n	K_n
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

3 bit synchronous counter

Counter state			FLIP-FLOP inputs					
Q_2	Q_1	Q_0	FF0		FF1		FF2	
			J_0	K_0	J_1	K_1	J_2	K_2
0	0	0	1	x	0	x	0	x
0	0	1	x	1	1	x	0	x
0	1	0	1	x	x	0	0	x
0	1	1	x	1	x	1	1	x
1	0	0	1	x	0	x	x	0
1	0	1	x	1	1	x	x	0
1	1	0	1	x	x	0	x	0
1	1	1	x	1	x	1	x	1
0	0	0						

3 bit synchronous counter

The count sequence and the required inputs of FLIP-FLOPS are given in Table 8.10. The inputs to the FLIP-FLOPS are determined in the following manner:

$Q_0 \backslash Q_2Q_1$	00	01	11	10
0	1	1	1	1
1	x	x	x	x

$J_0 = 1$

(a)

$Q_0 \backslash Q_2Q_1$	00	01	11	10
0	x	x	x	x
1	1	1	1	1

$K_0 = 1$

(b)

$Q_0 \backslash Q_2Q_1$	00	01	11	10
0	0	x	x	0
1	1	x	x	1

$J_1 = Q_0$

(c)

$Q_0 \backslash Q_2Q_1$	00	01	11	10
0	x	0	0	x
1	x	1	1	x

$K_1 = Q_0$

(d)

$Q_0 \backslash Q_2Q_1$	00	01	11	10
0	0	0	x	x
1	0	1	x	x


$J_2 = Q_0Q_1$

(e)

$Q_0 \backslash Q_2Q_1$	00	01	11	10
0	x	x	0	0
1	x	x	1	0

$K_2 = Q_0Q_1$

(f)



Q_t	Q_{t+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Q_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Q_t	Q_{t+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q_t	Q_{t+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Modulo Counters

- Design of a Synchronous Decade Counter Using JK FlipFlop




Figure 9.9: State diagram of synchronous decade counter

Present State				Next State				Output							
Q_3	Q_2	Q_1	Q_0	Q_3	Q_2	Q_1	Q_0	J_3	K_3	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X
0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1
0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X
0	0	1	1	0	1	0	0	0	X	1	X	X	1	X	1
0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X
0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	1
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X
0	1	1	1	1	0	0	0	1	X	X	1	X	1	X	1
1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X
1	0	0	1	0	0	0	0	X	1	0	X	0	X	X	1

Figure 9.10: Truth table and state table of a synchronous decade counter

$Q_3 Q_2$	$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	1	X	X	1
01	1	X	X	1	
11	X	X	X	X	
10	1	X	X	X	X

$J_0 = 1$

$Q_3 Q_2$	$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	X	1	1	X
01	X	1	1	X	
11	X	X	X	X	
10	X	1	X	X	X


$K_0 = 1$

$Q_3 Q_2$	$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00				
01					
11	X	X	X	X	
10			X	X	


$J_1 = \overline{Q}_3 Q_0$

$Q_3 Q_2$	$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	X	X	1	
01	X	X	1		
11	X	X	X	X	
10	X	X	X	X	X

$K_1 = \overline{Q}_3 Q_0$




$$J_2 = Q_1Q_0$$




$$K_2 = Q_1Q_0$$

Figure 9.13: Karnaugh maps of J_2 and K_2



$$J_3 = Q_3Q_0 + Q_2Q_1Q_0$$



$$K_3 = Q_3Q_0 + Q_2Q_1Q_0$$




Figure 9.15: A synchronous decade counter designed using JK flip-flop

Modulo Counters

- Design of an Asynchronous Decade Counter Using JK FlipFlop





Figure 9.16: An asynchronous decade counter


Ring Counters

- One flip-flop (stage) for each state in the sequence.
- The output of the last stage is connected to the D input of the first stage.
- An n -bit ring counter cycles through n states.
- No decoding gates are required, as there is an output that corresponds to every state the counter is in.




Ring Counters

- Example: A 6-bit (MOD-6) ring counter.




Clock	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5
0	1	0	0	0	0	0
1	0	1	0	0	0	0
2	0	0	1	0	0	0
3	0	0	0	1	0	0
4	0	0	0	0	1	0
5	0	0	0	0	0	1




Johnson Counters

- The complement of the output of the last stage is connected back to the D input of the first stage.
- Also called the *twisted-ring counter*.
- Require fewer flip-flops than ring counters but more flip-flops than binary counters.
- An n -bit Johnson counter cycles through $2n$ states.
- Require more decoding circuitry than ring counter but less than binary counters.



Johnson Counters

- Example: A 4-bit (MOD-8) Johnson counter.



Clock	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1

