

Batch: D3 Roll No.: 16010123294

Experiment / assignment / tutorial No. 06

TITLE: Implementation of LRU Page Replacement Algorithm.

AIM: The LRU algorithm replaces the least recently used that is the last accessed memory block from user.

Expected OUTCOME of Experiment: (Mention CO/CO's attained here)

Books/ Journals/ Websites referred:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
2. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.

Pre Lab/ Prior Concepts:

It follows a simple logic, while replacing it will replace that page which has least recently used out of all.

- a) A hit is said to be occurred when a memory location requested is already in the cache.
- b) When cache is not full, the number of blocks is added.
- c) When cache is full, the block is replaced which is recently used

Algorithm:

1. Start
2. Get input as memory block to be added to cache
3. Consider an element of the array
4. If cache is not full, add element to the cache array
5. If cache is full, check if element is already present
6. If it is hit is incremented
7. If not, element is added to cache removing least recently used element



8. Repeat step 3 to 7 for remaining elements
9. Display the cache at very instance of step 8
10. Print hit ratio
11. End

Example:

Code:

```
def contains(arr, n):  
    for i in range(len(arr)):  
        if arr[i][0] == n:  
            return True  
    return False
```

```
def getInRank(arr, n):  
    for i in range(len(arr)):  
        if arr[i][1] == n:  
            return i
```

```
def getInEle(arr, n):  
    for i in range(len(arr)):  
        if arr[i][0] == n:  
            return i
```

```
def push(arr, n):  
    if not contains(arr, n):  
        x = getInRank(arr, 3)  
        arr[x][0] = n  
        arr[x][1] = 0  
        for i in range(len(arr)):  
            if i != x:  
                arr[i][1] += 1  
        return 0  
    else:  
        x = getInEle(arr, n)  
        l = arr[x][1]  
        arr[x][1] = 0  
        for i in range(len(arr)):
```



```
        if i != x and arr[i][1] <= 1:
            arr[i][1] += 1
        return 1

if __name__ == "__main__":
    memory = []
    for i in range(4):
        memory.append(['X', 4 - 1 - i])
    h = 0
    r = 0

    while True:
        print("\nMenu\n1.Push element to cache\n2.Display cache\n3.Print Hit Rate and\nMiss Ratio\n4.Exit")
        choice = int(input("\nEnter Choice:"))
        if choice == 1:
            n = int(input("Enter element to be pushed to cache: "))
            h += push(memory, n)
            r += 1
            print(n, " Has been successfully pushed to cache")
        elif choice == 2:
            print("\nPF Age")
            for i in memory:
                print(i)
        elif choice == 3:
            if r == 0:
                print("\nEnter an element first")
                continue
            hr = (h / r) * 100
            mr = 100 - hr
            print(f"\nNumber of Hits: {h}\nNumber of References: {r}")
            print("\nHit Rate: ", hr, "%\nMiss Ratio: ", mr, "%")
        elif choice == 4:
            print("Exiting Program \n")
            exit()
        else:
            print("Invalid Choice")
```

Output:

- Adding elements 9,12, 13, 7 to the cache:

```
Menu
1. Push element to cache
2. Display cache
3. Print Hit Rate and Miss Ratio
4. Exit
```

```
Enter Choice: 1
Enter element to be pushed to cache: 9
9 pushed to cache
```

```
Enter element to be pushed to cache: 12
12 pushed to cache
```

```
Enter element to be pushed to cache: 13
13 pushed to cache
```

```
Enter element to be pushed to cache: 7
7 pushed to cache
```

- Displaying Cache:

```
Enter Choice: 2

PF Age
9 3
12 2
13 1
7 0
```

- Adding page 12, as it already exists in the cache, age the page 12 becomes 0 and the ages of rest of the pages increase by 1. (Hit: 1)

```
Enter element to be pushed to cache: 12
12 pushed to cache
```

```
PF Age
9 3
12 0
13 2
7 1
```

- Adding page 9, as it already exists in the cache, age the page 9 becomes 0 and the ages of rest of the pages increase by 1. (Hit: 2)

```
Enter Choice: 1
Enter element to be pushed to cache: 9
9 pushed to cache
```

```
PF Age
9 0
12 1
13 3
7 2
```

- Adding page 13, as it already exists in the cache, age the page 13 becomes 0 and the ages of rest of the pages increase by 1. (Hit: 3)

```
Enter element to be pushed to cache: 13
13 pushed to cache
```

```
PF Age
9 1
12 2
13 0
7 3
```

- Adding new element 14 to the cache:

```
PF Age
9 2
12 3
13 1
14 0
```

- Adding page 13, as it already exists in the cache, age the page 13 becomes 0 and the ages of rest of the pages increase by 1. (Hit: 4)

```
PF Age
9 2
12 3
13 0
14 1
```

- Adding new element 10 to the cache:

```
PF Age
9 3
10 0
13 1
14 2
```

- Hit rate and Miss Ratio:

```
Number of Hits: 4
Number of References: 10

Hit Rate: 40.0%
Miss Ratio: 60.0%
```

- Invalid choice:

```
Menu
1. Push element to cache
2. Display cache
3. Print Hit Rate and Miss Ratio
4. Exit

Enter Choice: 9
Invalid Choice
```

Post Lab Descriptive Questions

1. Define hit rate and miss ratio?

Ans:

Hit rate and miss ratio are terms commonly used in the context of cache memory

systems, especially in computer architecture and computer systems. They help evaluate the effectiveness of a cache in reducing memory access latency and improving overall system performance.

Hit Rate:

The hit rate, also known as the cache hit rate, is a metric that measures the percentage of memory accesses that are successfully serviced by the cache without having to access the main memory or a lower-level cache.

It is usually expressed as a percentage and can be calculated using the following formula:

$$\text{Hit Rate (\%)} = (\text{Number of Cache Hits} / \text{Total Number of Memory Accesses}) * 100$$

A high hit rate indicates that the cache is doing a good job of storing frequently used data and reducing the number of accesses to slower memory levels (such as RAM or disk).

Miss Ratio:

The miss ratio, also known as the cache miss ratio or cache miss rate, is a metric that measures the percentage of memory accesses that result in cache misses. In other words, it represents the proportion of memory accesses that cannot be serviced by the cache and require accessing a slower memory level.

Like the hit rate, the miss ratio is also expressed as a percentage and can be calculated using the following formula:

$$\text{Miss Ratio (\%)} = (\text{Number of Cache Misses} / \text{Total Number of Memory Accesses}) * 100$$

A lower miss ratio is desirable because it indicates that the cache is effective in storing the most frequently used data and minimizing the need to access slower memory.

In summary, hit rate and miss ratio are essential performance metrics for evaluating the efficiency of a cache memory system. A high hit rate and a low miss ratio are indicative of a well-designed cache that effectively reduces memory access latency and improves system performance.

2. What is the need for virtual memory?

Ans:

Expanded Address Space: Virtual memory allows programs to access more memory than physically available.

Isolation and Protection: It separates processes to prevent interference and data corruption.

Efficient Multitasking: Enables seamless switching between multiple running programs.

Memory Management: Simplifies allocation and deallocation of memory by the operating system.

Resource Overcommitment: Lets the OS allocate more memory than physically available.

Optimized Physical Memory Use: Improves performance by storing frequently used data in RAM.

Simplified Program Development: Programmers can develop without worrying about physical memory constraints.

Dynamic Memory Allocation: Allows programs to request and release memory as needed.

Enhanced Reliability: Isolates faulty programs, reducing the risk of system-wide crashes.

Conclusion:

Through this experiment, we implemented LRU Page Replacement Algorithm using Java, and also displayed its real-life application. LRU proves its effectiveness in reducing page faults by giving preference to frequently accessed pages, thereby improving the overall performance of the system.

Date: _____