File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	1 of 32

Specification For HINK4.2"EPD

Model NO.: -E042A88

Product VER:A1

Customer Approval

Customer	
Approval By	
Date Of Approval	

It will be agreed by the receiver, if not sign back the Specification within 15days.

Prepared By	Checked By	Approval By
June		

Confidential Page 1 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	2 of 32

Version	Content	Date	Producer
A0	New release	2020/11/26	June
A0	修订页眉信息	2021/11/3	June

CONTENTS

Confidential Page 2 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88			
Versio	A1	Page Number	3 of 32			
1 Gener	General Description					
2 Featur	res		4			
3 Appli	cation		4			
4 Mech	anical Specification		4			
5 Mech	anical Drawing of EPD Module		5			
6 Input/0	Output Terminals		6			
7 MCU	Interface		7			
7.1 M	CU Interface Selection		7			
7.2 M	CU Serial Peripheral Interface (4-wir	e SPI)	7			
7.3 M	CU Serial Peripheral Interface (3-wire S	PI)	9			
8 COM	MAND TABLE		11			
9 Refere	nce Circuit		17			
10 ABSO	DLUTE MAXIMUM RATINGS		19			
11 DC C	1 DC CHARACTERISTICS					
12 AC C	2 AC CHARACTERISTICS20					
13 Powe	r Consumption		20			
14 Typic	al Operating Sequence		21			
14.1	Normal Operation Flow		21			
15 Option	cal Characteristics		22			
15.1	Specifications		22			
15.2	Definition Of Contrast Ratio		23			
15.3	15.3 Reflection Ratio					
16 Hand	6 Handing Safety And Environment Requirements					
17 Relial	7 Reliability Test					
18 Block	8 Block Diagram					
19 PartA	9 PartA/PartB specification					
20 Point	0 Point and line standard					
21Barco	1Barcode					
22Packir	2Packing31					

1. General Description

File

-E042A88 is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The4 .2" active area contains 400×300 pixels, and has 1-bit B/W/R full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

Confidential Page 3 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	4 of 32

2. Features

- 400×300 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor

3. Application

Electronic Shelf Label System


4. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	4.2	Inch	
Display Resolution	400(H)×300(V)	Pixel	Dpi:119
Active Area	84.8(H)×63.6 (V)	mm	
Pixel Pitch	0.212×0.212	mm	
Pixel Configuration	Square		
Outline Dimension	91.00(H)× 77.00(V) × 1.15(D)	mm	Without masking film
Weight	15±0.5	g	

Confidential Page 4 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	5 of 32

5. Mechanical Drawing of EPD module



Confidential Page 5 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	6 of 32

6. Input/Output Terminals

Pin#	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins NC	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins	Keep Open
5	VSH2	Positive Source driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	Note 6-6
7	TSDA	I2C Interface to digital temperature sensor Date pin	Note 6-6
8	BS1	Bus selection pin	Note 6-5
9	BUSY	Busy state output pin	Note 6-4
10	RES#	Reset	Note 6-3
11	D/C #	Data /Command control pin	Note 6-2
12	CS#	Chip Select input pin	Note 6-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	Positive Source driving voltage	
21	VGH	Power Supply pin for Positive Gate driving voltage and VSH	
22	VSL	Negative Source driving voltage	
23	VGL	Power Supply pin for Negative Gate driving voltage, VCOM and VSL	
24	VCOM	VCOM driving voltage	

Note 6-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 6-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulle set is active low.

Note 6-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 6-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.

Note 6-6: If customer don't want to use external temperature sensors, please make TSCL and TSDA to

Confidential Page 6 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	7 of 32

be ground, not NC.

7. MCU Interface

7.1 MCU Interface selection

The E042A88 can support 3-wire/4-wire serial peripheral. In the SSD1683A, the MCU interface is pin selectable by BS1 shown in Table7-1.

Note

- (1) L is connected to VSS
- (2) H is connected to VDDIO

Table 7-1: Interface pins assignment under different MCU interface

MCU Interface			Pin Name			
MCO Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	Connect to VSS	Required	Required	Required	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Connect to VDDIO	Required	Required	Connect to VSS	SCL	SDA

7.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 7-2 and the write procedure 4-wire SPI is shown in Table 7-2

Table 7-2: Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	Н	L

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- $(2) \uparrow$ stands for rising edge of signal
- (3) SDA(Write Mode) is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 7-2: Write procedure in 4-wire SPI mode

Confidential Page 7 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	8 of 32




Figure 7-2: Read procedure in 4-wire SPI mode

Confidential Page 8 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	9 of 32

7.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table7-3.

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or write data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 7-3 shows the write procedure in 3-wire SPI

Table 7-3: Control pins status of 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	Tie LOW	L
Write data	1	Data bit	Tie LOW	L

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal





Figure 7-3: Write procedure in 3-wire SPI

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35), SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on each clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 7-4 shows the read procedure in 3-wire SPI.



File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	10 of 32

Figure 7-3: Read procedure in 3-wire SPI mode

8. COMMAND TABLE

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Set the number of gate. Setting for 300 gates is:	
0	1	-	A 7	A6	A5	A4	A 3	A2	A1	A ₀	Control	Set A[8:0] = 12Bh	
0	1	-	0	0	0	0	0	0	0	A8		Set $B[7:0] = 00h$	
0	1	- 02	0	0	0	0	0	B ₂	B1	B ₀	Cata Daiaina	Set Cete deisies sedtes s	
0	0	03	0	0	0	0 A4	A3	0 A2	1 A1	1 A0	Gate Driving Voltage	Set Gate driving voltage. A[4:0] = 15h [POR], VGH at 19V	
U	1	_	U	U	U	A4	A3	A2	Al	Au	Control	A[4.0] = 1311 [1 OK], VOII at 19 V	
0	0	04	0	0	0	0	0	1	0	0	Source	Set Source output voltage.	
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Driving	A[7:0] = 41h [POR], VSH1 at 15V	
			B7	B6	B5	B4	В3	B2	B1	B0	voltage	B[7:0] = A8h [POR], VSH2 at 5V	
			C7	C6	C5	C4	C3	C2	C1	C0	Control	C[7:0] = 32h [POR], VSL at -15V	
0	0	0C	0	0	0	0	1	1	0	0	Soft start	Set Soft start setting	
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Control	A[7:0] = 8Eh	
			B7 C7	B6 C6	B5 C5	B4 C4	B3 C3	B2 C2	B1 C1	B0 C0		B[7:0] = 8Ch C[7:0] = 85h	
			D7	D6	D5	D4	D3	D2	D1	D1		D[7:0] = 3Fh	
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control	
0	1	-	0	0	0	0	0	0	A1	A0	Mode	A[1:0] Description	
												00 Normal Mode [POR]	
												01 Enter Deep Sleep Mode1	
												11 Enter Deep Sleep Mode2	
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence.	
0	1	-	0	0	0	0	0	A2	A1	A ₀	mode	A[2:0] = 3h [POR],	
											setting	A[1:0] = ID[1:0]	
												Address automatic increment / decrement setting	
												The setting of incrementing or decrementing of the	
												address counter can be made independently in each	
												upper and lower bit of the address.	
												00 -Y decrement, X decrement,	
												01 -Y decrement, X increment,	
												10 -Y increment, X decrement,	
												11 –Y increment, X increment [POR]	
												A[2] = AM	
												Set the direction in which the address counter is updated automatically after data is written to the	
												RAM.	
												When AM= 0, the address counter is updated in the	
												X direction. [POR]	
												When AM = 1, the address counter is updated in the Y direction.	
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to	
		12	3	3		1			1	3	5,, 10,501	their S/W Reset default values except	
												R10h-Deep Sleep Mode	
												During operation, BUSY pad will output high.	
												Note: RAM are unaffected by this command.	
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection	
												The command required CLKEN=1 and	
												ANALOGEN=1	
												Refer to Register 0x22 for detail.	
												After this command initiated, HV Ready detection	
												starts.	
												BUSY pad will output high during detection.	
												The detection result can be read from the Status Bit	
												Read (Command 0x2F).	

Confidential Page 10 of 31 2020/11/26

File Specification For 4.2" EPD										Module Number -E042A88			
Vers	sio			A	A 1					F	Page Numbe	er 11 of 32	
R/W#	D/C#	Hex	D 7	D6	D5	D4	D3	D2	D1	D 0	Command	Description	
0	0	15	0	0	0	1 0	0	1 A2	0 A1	1 Ao	VCI Detection	$A[2:0] = 100 \ [POR] \ , Detect level at 2.3V$ $A[2:0] : VCI level Detect$ $A[2:0] : VCI level Detect$ $A[2:0] : VCI level Detect$ $101 $	
												Read (Command 0x2F).	
0 0 0 0	0 1 0 1 1	18 - 1A -	0 A7 0 A11 A3	0 A6 0 A10 A2	0 A5 0 A9 A1	1 A4 1 A8 A0	1 A3 1 A7 0	0 A2 0 A6 0	0 A1 1 A5 0	0 A0 0 A4 0	Temperature sensor control Temperature Sensor Control (Write to temperature register)	Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor Write to temperature register. A[11:0] =7FFH[POR]	
0	0	1B	0	0	0	1	1	0	1	1	Temperature	Read from temperature register.	
1	1	-	A11 A3	A10 A2	A9 A1	A8 A0	A7 0	A6 0	A5 0	A4 0	Sensor Control (Read from temperature register)		
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence. The Display Update Sequence Option is located at R22h BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.	
0	0	21	0 A7	0 A6	1 A5	0 A4	0 A3	0 A2	0 A1	1 A0	Display Update	RAM content option for Display Update A[7:0] = 00h [POR]	
U			Al	AO	AS	A4	AS	AZ	Al	AU	Control 1	A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content	

Confidential Page 11 of 31 2020/11/26

File	9	Speci	fication	on Fo	or 4	.2" E	ΞPD			N	Iodule Numb	er	-E042A88	
Vers	io			Α	1					F	Page Numb	er	12 of 32	
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command		Description	
0	1	-	0 A7	0 A6	1 A5	0 A4	0 A3	0 A2	Aı	0 A0	Display Update Control 2		late Sequence Option: tage for Master Activation (POR)	
												Enable Clo		Parameter (in Hex)
												Then Disal Then Disal	PLAY for display mode 1 ble Analog ble OSC	С7
												Enable Clo	LUT for display mode 1	91
												from OTP Enable Clo Then Load	ock Signal, ITS ILUT for display mode 1	В1
														Parameter (in Hex)
												Then Disal Then Disal	ole Analog PLAY for display mode 2 ble Analog ble OSC	CF
												Enable Clo	LUT for display mode 2	99
												From OTP Enable Clo Then Load	ock Signal, ITS ILUT for display mode 2	В9
0	0	24	0	0	1	0	0	1	0	0	Write RAM(BW)	into the RAM Address poin For Write pix Content of V For Black pi	Write RAM(BW)=1	s written.
0	0	26	0	0	1	0	0	1	1	0	Write RAM(RED)	into the RED written. Add For Red pixe Content of V For non-Red	mmand, data entries will be DRAM until another common ress pointers will advance el: Write RAM(RED)=1 I pixel[Black or White]: Write RAM(RED)=0	nand is
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this co MCU bus wi [According t select readin until another pointers will	mmand, data read on the ill fetch data from RAM to parameter of Register 41 g RAM(BW) / RAM(RED command is written. Addit advance accordingly. of data read is dummy dat	o)], ress

Confidential Page 12 of 31 2020/11/26

Fi	le	Sp	ecif	icati	on	For	4.2'	' EP	D		Module	e Number		-E042	2A88	
Ver	sio					A1					Page	Number		13	of 32	
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command		Descr	iption		
0	0	2B	0	0	1	0	1	0	1	1	ACVCOM	Set following	ng values when A	ACVCOM	is used, it will not	
0	1	-	A7	A6	A5	A4	A3	A2	A1	A ₀	setting	affect DCV	affect DCVCOM			
0	1	-	B7	B6	B5	B4	В3	B2	Bı	B ₀		A[7:0] = 04				
												B[7:0] = 63				
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM		M register from	MCU inter	face	
0	1	-	A7	A6	A5	A4	A3	A2	A1	A ₀	register	A[7:0]=00h				
												A[7:0]	VCOM (V)	A[7:0]	VCOM (V)	
												08h	-0.2	44h	-1.7	
												0Bh	-0.3	48h	-1.8	
												10h	-0.4	4Bh 50h	-1.9 -2	
												14h	-0.5			
												17h 1Bh	-0.6 -0.7	54h 58h	-2.1 -2.2	
												20h	-0.7	5Bh	-2.2	
												24h	-0.9	5Fh	-2.4	
												28h	-1	64h	-2.5	
												2Ch	-1.1	68h	-2.6	
												2Fh	-1.2	6Ch	-2.7	
												34h	-1.3	6Fh	-2.8	
												37h	-1.4	73h	-2.9	
												3Ch	-1.5	78h	-3	
												40h	-1.6	Other	NA	
0	0	2D	0	0	1	0	1	1	0	1	OTP Register	Read Regis	ter stored in OTI	P:	J.	
0	1		A 7	A6	A5	A4	A 3	A 2	A 1	A ₀	Read		B[7:0]: VCOM I		1	
													[7:0]: Display M			
0	1		H7	H6	H5	H4	Нз	H2	Hı	H ₀			I[7:0]: Module I	D/ Wavefo	rm Version	
												[2bytes]				
0	0	2E	0	0	1	0	1	1	1	0	User ID read		te User ID store		1	
0	1		A7	A ₆	A5	A4	A3	A ₂	A 1	A ₀			:0]: UserID (R3	8, Byte A a	ind	
0	1	1	т_	т.	т.	Υ.	т.	т.	τ.	τ.		Byte J) [10	bytesj			
0	0	2F	J ₇	J ₆	J5	J4 0	J3	J ₂	J ₁	J ₀	Status Bit Read	D 1 IC -t-	D:4 [DOD 0	211		
1	1	2F -	0	0	0	A4	0	0	A1	A0	Status Bit Read		tus Bit [POR 0x eady Detection:		-11	
0	1	-	0	0	0	A4 0	A3	A2	A1	A ₀		0: Ready	cady Detection	nag [1 OK-	-1]	
U	1	_	U	U	U	U	As	A2	AI	Au		1: Not Read	lv			
													Detection flag [P	OR=0]		
												0: Normal	81	.,		
												1: VCI lowe	er than the Detec	t level		
												A[3]: [POR				
												A[2]: Busy flag [POR=0]				
												0: Normal				
												1: BUSY				
												A[1:0]: Chip ID [POR=01]				
												Remark:				
												A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command				
												0x15 respectively.				
		<u> </u>		<u> </u>	<u> </u>		l	<u> </u>		l		UX13 respec	uvciy.			

Confidential Page 13 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	14 of 32

R/W#	D/C#	Hex	D 7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU inter	rface [70 bytes]
0	1	-	A 7	A6	A5	A4	A 3	A2	Aı	A ₀	register	(excluding the analog setting and fra	
0	1	-	B 7	B6	B5	B4	B 3	B ₂	B ₁	B ₀			
0	1	-	:	:	:	:	:	:	:	:			
0	0	36	0	0	1	1	0	1	1	0	Program OTP	Program OTP for User ID [R38h]	
		30	0		1	1	0	1	1	0	1 logium O 11	Trogram off for each in [Room]	
												The command required CLKEN=1.	
												Refer to Register 0x22 for detail. BUSY pad will output high during	
												operation	
0	0	38	0	0	1	1	1	0	0	0	Write Register	Write Register for User ID	
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	for User ID	A[7:0]]~J[7:0]: UserID [10 bytes]	
	1 1	I	17		. 15	14	12	10	T1	10			
0	0	39	J7 0	J6 0	J5 1	J4 1	J3 1	J2 0	J1 0	J0 1	OTP program	OTP program mode	
0	1	-	0	0	0	0	0	0	A1	A0	mode	A[1:0] = 11: for OTP programming	
						-							
												Remark: User is required to EXAC	TLY follow the
0	0	3A	0	0	1	1	1	0	1	0	Set dummy line	reference code sequences Set A[7:0] = 2Ch	
0	1	-	0	A6	A5	A4	A3	A2	A1	A0	period	Setti(7.0) Zen	
0	0	3B	0	0	1	1	1	0	1	1	Set Gate line	Set A[3:0] = 0Ah	
0	1	-	0	0	0	0	A3	A2	A1	A0	width		
0	0	3C	0 A7	0 A6	1 A5	1 A4	0	0	0 A1	0 A0	Border Waveform	Select border waveform for VBD	
0	1	-	A/	Ao	As	A4	U	U	AI	Au	Control	A [7:6] Select VBD	
													et VBD as
												00[POR] GS T	Transition Define
												A[1:	
												01 Fix I	Level Define A
												[5:4]	
												10 VCC	OM
												11 HIZ	
												A [5:4] Fix Level Setting for VBD	
												A[5:4] VBD	level
												00[POR] VSS	
												01 VSH	[1
												10 VSL	
												11 VSH	
												A[1:0]) GS Transition setting for	VBD
													Transition
												00 [POR] LUT0	
												01 LUT1	
												10 LUT2	
												11 LUT3	
	l	L								I		L	

Confidential Page 14 of 31 2020/11/26

Fil	е	Spe	cific	atior	ı Fo	r 4.	2" E	PD			Module	Number	-E042A88	
Vers	sio				A	.1					Page N	lumber	15 of 32	
R/W#	D/C#	Hex	D 7	D6	D5	D4	D3	D2	D1	D 0	Command	Description		
0	0	41	0	1	0	0	0	0	1	0	Read RAM	Read RAM Option		
0	1	-	0	0	0	0	0	0	0	A ₀	Option	A[0]=0 [POR]		
													corresponding to 24h	
	0	44	_	1	_	0	_		0	_	C . DANKE		corresponding to 26h	
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address		tart/end positions of the	
0	1	-	0	0	0	A4 B4	A3 B3	A2 B2	A ₁	A ₀ B ₀	Start / End		ress in the X direction by an	
U	1	_	U	U	U	D 4	D 3	D 2	DI	D 0	position	address unit		
											position	A[4:0] = 00h		
												B[4:0] = 31h		
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-	Specify the start/end positions of the		
0	1	-	A7	A ₆	A5	A4	A3	A2	A ₁	A ₀	address	window address in the Y direction by an		
0	1		0	0	0	0	0	0	0	A8	Start / End	address unit		
0	1 1	-	B7	B6	B5	B4	B3	B ₂	B ₁	B ₀	position	A[7:0] = 12Bh		
0			0	0	0	0	0	0	0	B8		B[7:0] = 000		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X -	Make initial	settings for the RAM X address in	
0	1	-	0	0	0	A4	A 3	A2	A 1	A ₀	address	the address c	ounter (AC) $A[4:0] = 00h$	
		45	_		_	_					counter			
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y - address		settings for the RAM Y address in	
0	1	-	A7	A6 0	A5 0	A4 0	A3 0	A2 0	A1	A ₀	counter	the address c	ounter (AC) $A[8:0] = 12Bh$	
	_			U	U	U		U	0			A[7:0] = 54h		
0	0	74	0	1	1	1	0	1	0	0	Set Analog	A[/:0] = 34n		
0	1		A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Block			
											control			
0	0	7E	0	1	1	1	1	1	1	0	Set Digital	A[7:0] = 3Bh		
0	1		A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Block			
											control			

Confidential Page 15 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	16 of 32

CON1

9.Reference Circuit

24Pin NC **GDR GDR** 3 RESE RESE 4 NC 5 VSH2 6 SCL **TSCL** 7 **SDA TSDA** 8 BS1 BS1 9 **BUSY BUSY** 10 RES# RES# 11 D/C# D/C# 12 CS# CS# R1 0R 13 VCC SCL SCL 14 SDA SDA C2 15 **VDDIO** 16 VCI 17 VSS C3 18 VDD VPP 19 VPP C8 20 **VSH VSH** 21 **VGH VGH C**9 22 **VSL** VSL

Figure. 9-1

VGL

VCOM

C10

23

24

VGL

VCOM

Confidential Page 16 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	17 of 32




Figure. 9-2

Part Name	SSD1683Value /quirement/Reference Part
C1—C9	1uF/0603;X5R/X7R;Voltage Rating: 25V
C10	1uF/0603;X7R;Voltage Rating: 25V
D1—D3	MBR0530
	1) Reverse DC voltage≥30V
	2) Forward current≥500mA
	3)Forward voltage≤430mV
R2	2.2 Ω/0603: 1% variation
Q1	NMOS:Si1304BDL/NX3008NBK
	1) Drain-Source breakdown voltage ≥30V
	2) $Vgs (th) = 0.9 (Typ) , 1.3V (Max)$
	3) Rds on $\leq 2.1 \Omega$ @ Vgs=2.5V
L1	47uH/CDRH2D18、LDNP-470NC
	Maximum DC current~420mA
	Maximum DC resistance~650m Ω

Confidential Page 17 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	18 of 32

10. Absolute Maximum Rating

Table 10-1: Maximum Ratings

Symbol	Parameter	Rating	Unit	Humidity	Unit	Note
V_{CI}	Logic supply voltage	-0.5 to +6.0	V	-	-	
T_{OPR}	Operation temperature range	0 to 40	°C	35 to 70	%	
Tttg	Transportation temperature range	-25 to 60	°C	-	-	Note11-2
Tstg	Storage condition	0 to 40	°C	35 to 70	%	Maximum storage time: 5 years
-	After opening the package	0 to 40	°C	35 to 70	%	

Note 10-1: We guarantee the single pixel display quality for $0-35^{\circ}$ C, but we only guarantee the barcode readable for $35-40^{\circ}$ C. Normal use is recommended to refresh every 24 hours.

Note10-2: Tttg is the transportation condition, the transport time is within 10 days for $-25^{\circ}\text{C} \sim 0^{\circ}\text{C}$ or $40^{\circ}\text{C} \sim 60^{\circ}\text{C}$.

Note 10-3: When the three-color product is stored. The display screen should be kept white and face up. In addition, please be sure to refresh the e-paper every three months.

11. DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V, T_{OPR}=25°C.


Table 11-1: DC Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
VCI	VCI operation voltage	-	2.5	3	3.7	V
VIH	High level input voltage	_	0.8VDDIO	-	-	V
VIL	Low level input voltage	-	-		0.2VDDIO	V
VOH	High level output voltage	IOH = -100uA	0.9VDDIO	-	-	V
VOL	Low level output voltage	IOL = 100uA	-		0.1VDDIO	V
Iupdate	Module operating current	-	-	6	-	mA
Isleep	Deep sleep mode	VCI=3.3V	-	-	3	uA

- The Typical power consumption is measured using associated 25°C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 11-1)
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by XingTai.
- Vcom value will be OTP before in factory or present on the label sticker.

Note 11-1

The Typical power consumption



Confidential Page 18 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	19 of 32

12. AC Characteristics

The following specifications apply for: VDDIO - VSS = 2.5V to 3.7V, TOPR = 25°C

Write mode


Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

Figure 12-2: SPI timing diagram



13. Power Consumption

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	25°C	-	180	mAs	-
Deep sleep mode	-	25°C	-	3	uA	-

MAs=update average current ×update time

Confidential Page 19 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	20 of 32

14. Typical Operating Sequence

14.1 Normal Operation Flow

Sequence	Action by	Command	Action Description	Remark
1	User	-	Power on (VCI supply);	-
1	User	-	HW Reset	
			After HW reset, the IC will be ready for	
	IC	-	command input	-
	User	C 12	Command: SW Reset	
2		0.12	After SW reset, the IC will have	
2			Registers load with POR value	
	IC	-	VCOM register loaded with OTP value	BUSY = H
			IC enter idle mode	
	T I		Wait until BUSY = L	
	User	-		-
	-	-	Send initial code to driver including setting of	-
I	User	C 74	Command: Set Analog Block Control	-
		D 54		
	User	C 7E	Command: Set Digital Block Control	-
	T T	D 3B	_	
3	User	C OC	Command: Set Softstart setting	-
	User	C 2B	Command: ACVCOM setting	
	User	C 01	Command: Driver Output Control	-
	**	G 2 1	(MUX, Source gate scanning direction)	
	User	C 3A	Command: Set dummy line period	-
	User	C 3B	Command: Set Gate line width	-
	User	C 3C	Command: Border waveform control	-
	-	-	Data operations for Black White	-
	User	C 11	Command: Data Entry mode setting	-
	User	C 44	Command: RAM X address start /end position	-
4	User	C 45	Command: RAM Y address start /end position	-
•	User	C 4E	Command: RAM X address counter	-
	User	C 4F	Command: RAM Y address counter	-
	User	C 24	Command: write BW RAM	-
	-	-	Ram Content for Display	-
	-	-	Data operations for RED	-
	User	C 11	Command: Data Entry mode setting	-
	User	C 44	Command: RAM X address start /end position	-
5	User	C 45	Command: RAM Y address start /end position	-
3	User	C 4E	Command: RAM X address counter	-
	User	C 4F	Command: RAM Y address counter	-
	User	C 26	Command: write RED RAM	-
			Ram Content for Display	-
	User	C 22	Command: Display Update Control 2	
	User	C 20	Command: Master Activation	
	IC	-	Booster and regulators turn on	
6	IC		Load LUT register with corresponding waveform	BUSY=H
	IC	-	setting stored in OTP)	
	IC	-	Send output waveform according RAM content and LUT.	
	IC	-	Booster and Regulators turn off	
	Confidential	1	Page 20 of 21 2020/11/26	

Confidential Page 20 of 31 2020/11/26

File	Specificatio	n For 4.2	" EPD	Module Number	-E042A88	
Versio		A1		Page Number	21 of 32	
	IC	-	Back to idle mo	Back to idle mode		
	User	-	Wait until BUS	Wait until BUSY = L		-
7	User	-	IC power off;	power off;		-

15. Optical characteristics

15.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР.	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 17-1
Gn	2Grey Level	-	-	KS+(WS-KS)×n(m-1)	-	L*	-
CR	Contrast Ratio	-	10	15	-		-
W.C.	Black State L* value		-	13	14		Note 17-1
KS	Black State a* value		-	3	4		Note 17-1
WS	White State L* value		63	65	-		Note 17-1
D.C.	Red State L* value	Red	25	28	-		Note 17-1
RS	Red State a* value	Red	36	40	-		Note 17-1
Panel's life	-	0°C∼40°C		5years	-	-	Note 17-2
Panel	Image Update	Storage and transportation		Update the white screen	-	-	-
ranei	Update Time	Operation	-	Suggest Updated once a day	-	-	-

WS: White state, KS: Black state, RS: Red state

Note 17-1: Luminance meter: i - One Pro Spectrophotometer

Note 17-2: We don't guarantee 5 years pixels display quality for humidity below 45%RH or above 70%RH;

Suggest Updated once a day;

Note 17-3: To increases the black and white screen clear screen when red has refreshed for a long time, the effect is better.

Note: It's only with the 25°C and 51% RH for 5 years.


Confidential Page 21 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	22 of 32

15.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (Rl) and the reflectance in a dark area (Rd):

CR = R1/Rd




15.3 Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance \ Factor \ _{white \ board} \qquad x \ (L \ _{center} \ / \ L \ _{white \ board})$

 L_{center} is the luminance measured at center in a white area (R=G=B=1). $L_{white board}$ is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



Confidential Page 22 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	23 of 32

16. HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display module should be kept flat or fixed to a rigid, curved support with limited bending along the long axis. It should not be used for continual flexing and bending. Handle with care. Should the display break do not touch any material that leaks out. In case of contact with the leaked material then wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

	Data sheet status
Product specification	The data sheet contains final product specifications.

Limiting values

Confidential Page 23 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	24 of 32

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification			
ROHS			
REMARK			

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

Confidential Page 24 of 31 2020/11/26

File	Specification For 4.2" EPD	Module Number	-E042A88
Versio	A1	Page Number	25 of 32

17. Reliability test

17.1 Reliability Test Items

1/.1	Reliability Test Items	COMPTETON	DEMARK
	TEST	CONDITION	REMARK
1	High-Temperature Operation	T= 40° C, RH= 35% RH, For 240Hr	
2	Low-Temperature Operation	T = 0°C for 240 hrs	
3	High-Temperature Storage	T=50°C RH=35%RH For 240Hr	Test in white pattern
4	Low-Temperature Storage	T = -25°C for 240 hrs	Test in white pattern
5	High Temperature, High- Humidity Operation	T=40°C, RH=90%RH, For 168Hr	
6	High Temperature, High- Humidity Storage	T=50°C, RH=80%RH, For 240Hr Test in white pattern	Test in white pattern
7	Temperature Cycle	-25°C(30min)~60°C(30min), 50 Cycle	Test in white pattern
8	Package Vibration	1.04G,Frequency: 20~200Hz Direction: X,Y,Z Duration: 30 minutes in each direction	Full packed for shipment
9	Package Drop Impact	Drop from height of 100 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment
10	UV exposure Resistance	765 W/m² for 168hrs,40°C	
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF	

Actual EMC level to be measured on customer application.

Note1: Stay white pattern for storage and non-operation test.

Note2: Operation is black/white/red pattern, hold time is 150S.

Note3: The function, appearance, opticals should meet the requirements of the test before and after the test.

Note4: Keep testing after 2 hours placing at 20°C-25°C.

17.2 Product life time

The EPD Module is designed for a 5-year life-time with 25 °C/60%RH operation assumption. Reliability estimation testing with accelerated life-time theory would be demonstrated to provide confidence of EPD lifetime.

17.3 Product warranty


Warranty conditions have to be negotiated between Xingtai and individual customers.

Xingtai provides 12+1(one month delivery time) months warranty for all products which are purchased from Xingtai.


Confidential Page 25 of 31 2020/11/26

File Name	Specification For 4.2" EPD	Module Number	-E042A88
Version	A1	Page Number	26 of 33

18.Block Diagram



19.PartA/PartB specification



Confidential Page 26 of 31 2020/11/26

File Name	Specification For 4.2" EPD	Module Number	-E042A88
Version	A1	Page Number	27 of 33

	Ship	ment Inspect	ion Standard			
	Equipm	ent: Electrical test	fixture, Point gaug	e		
Outline dimension	91.00(H)× 77.00(V) ×1.1(D)	Unit: mm	Part-A	Active area	Part-B	Border area
Environment	Temperature	Humidity	Illuminance	Distance	Time	Angle
	19℃~25℃	55%±5%RH	800~1300Lux	300 mm	35Sec	
Defect type	Inspection method	Standard		Part-A		Part-B
		D≤0.25 mm		Ignore		Ignore
Spot	Electric Display	$0.25 \text{ mm} < D \leqslant 0.4 \text{ mm}$		N≤4		Ignore
		D>0.4 mm		Not Allow		Ignore
Display unwork	Electric Display	Not A	Not Allow No		Not Allow	
Display error	Electric Display	Not A	Allow	Not Allow		Ignore
Scratch or line defect(include dirt)		L≤2 mm,W≤0.2 mm		Ignore		Ignore
	Visual/Film card	2.0mm <l≤5.0mm,0.2<w≤ 0.3mm,</l≤5.0mm,0.2<w≤ 		N≤2		Ignore
		L>5 mm, $W>0.3$ mm		Not Allow		Ignore
PS Bubble	Visual/Film card	D≤0.2mm		Ignore		Ignore
		0.2mm≤D≤0.35mm & N≤4		N≤4		Ignore
		D>0.35 mm		Not Allow		Ignore
Side Fragment	Visual/Film card	$X \le 6$ mm, $Y \le 0.4$ mm, Do not affect the electrode circuit (Edge chipping) $X \le 1$ mm, $Y \le 1$ mm, Do not affect the electrode circuit (Corner chipping) Ignore				
Remark	1.Cannot be defect & failure cause by appearance defect;					
TOMAIN	2.Cannot be larger size cause by appearance defect;					
		L=long W=wio	de D=point size	N=Defects NO		

Confidential Page 27 of 31 2020/11/26

File Name	Specification For 4.2" EPD	Module Number	-E042A88
Version	A1	Page Number	28 of 33

Note20-1: OQC inspection: One-time sampling plan for GB/T 2828.1-2012, Inspection Level II, CR: AC/Re=0/1, MA=0.4, MI=0.65.

Note 20-2: Spot define: That only can be seen under White State or Dark State defects

Note 20-3: Any defect which is visible under gray pattern or transition process but invisible under black and white is disregarded.

Note 20-4: Any defect must be judged by Optical Microscope.

Note 20-5:Here is definition of the "Spot" and "Scratch or line defect"


Spot: W>1/4L

Scratch or line defect : $W \le 1/4L$

Note 20-6:Definition for L/W and D (major axis)

Note 20-7: FPC bonding area pad doesn't allowed visual inspection

Note 20-8:



Confidential Page 28 of 31 2020/11/26

File Name	Specification For 4.2" EPD	Module Number	-E042A88
Version	A1	Page Number	29 of 33

21.Barcode

21.1 label appearance




21.2 QR scanned information (Total 28 code number+ 2 blank spaces)

A BBBBBBB CC 🔲 DDD EEE F GGG 🔲 H III J KKK
① ② ③ ④ ⑤⑥ ⑦ ⑧⑨ ⑩ ⑩
① A——The factory code
② BBBBBBB——Module name of EPD
③ CC——FPL model name
4 DDD——Date of production
⑤ EEE——Production lot
6 F——Separator
7 GGG——FPL Lot
<pre> H——Normal Lot </pre>
9 III——TFT、PS、EC.
① J——IC
® KKK——Serial NO.
□ blank spaces

Confidential Page 29 of 31 2020/11/26

File Name	Specification For 4.2" EPD	Module Number	-E042A88
Version	A1	Page Number	30 of 33

22.Packing



Confidential Page 30 of 31 2020/11/26

File Name	Specification For 4.2" EPD	Module Number	-E042A88
Version	A1	Page Number	31 of 33

Packing Spec Sheet No Part No -E042A74 Date 2020.05.21 VER A0 2-2Page The label outside the carton print as below Labe1 Customer Part No Customers Item No Α ${\it MFG}$ order ${\it No}$ В MFG batch No С QTY D G. W Е N. W F MFG Date J Carton No Remark NOTE: 1. "A" Print customer Item No 2. "B" Print customer Order No 3. "C" Print MFG Batch No (Separate packing for different batch products. Mixed packing available for the odd number of different batch print all the batch NO&QTY accordingly if happened. 4. "D"Print product qty 5. "E"Print the G.W 6. "F"Print the N.W 7. "J"Print the MFG date 8. Before packing make sure the FPL batch , item and qty are the same as which on the Final passed card. Design Confirm X. Z. P Approve X.X.M H. Z. P

Confidential Page 31 of 31 2020/11/26

2020.05.21

Date

2020.05.21

Date

Date

2020.05.21