


1)




$$(x_0 - x_1)(x_0 - x_2) = (-32)(-64) = 2048 = 2^{11}$$


$$(x_1 - x_0)(x_1 - x_2) = (32)(-32) = -1024 = -2^{10}$$

$$(x_2 - x_0)(x_2 - x_1) = (64)(32) = 2048 = 2^{11}$$

1 (5) -
 2 (5) -
 3 (5) -
 4 (5) -
 5 (4) x $\leftarrow 1,2$
 6 (4) x $\leftarrow 2,3$
 7 (4) x $\leftarrow 3,4$
 8 (3) x $\leftarrow 5$
 9 (3) x $\leftarrow 6$
 10 (3) x $\leftarrow 7$
 11 (2) + $\leftarrow 8,10$
 12 (1) + $\leftarrow 11,9$



2)




$$z_1 = a + b$$

$$z_2 = c(a + b) = c \cdot z_1$$

$$z_3 = d + e$$

$$z_4 = c(a + b) + d + e = z_2 + z_3 \Rightarrow \text{Res}$$

	E_{MR1}	E_{MR2}	E_{MR3}	E_{MR4}	E_{MR5}	E_{MR6}	$S_{A/B}$	$S_{B/A}$	Estado
Init	1	1	1	1	1	-	00	00	111000
c_1	1	1	0	-	-	1	01	01	110010
c_2	1	-	0	-	-	0	10	10	100100
c_3	0	-	0	-	-	0	10	10	000100
c_4	0	1	-	-	-	-	10	10	010100
c_5	1	-	-	-	-	-	10	10	110100
done	0	-	-	-	-	-	-	-	010101
	b5	b4	b3	b2	b1	b0	b5	b4	Valid



Registros : 6

4:1 MUX : 2

$$A = \text{Add} + \text{Mul} + 6 \times \text{Reg} + 2 \times \text{MUX} 4:1 =$$


$$= 16 + 120 + 6 \times 10 + 2 \times 32 =$$

$$= 260$$

$$t_{clkmin} = t_{p_Add} + t_{p_Mul} + t_{p_Reg} + t_{set} = 5 + 4 + 2 + 1 = 12 \text{ ns}$$

Não é pelo Mult pois este está distribuído por 3 ciclos!

$$\text{Latência} \rightarrow 5 \times 12 \text{ ns} = 60 \text{ ns}$$



3)

$$Y_K = \sum_{i=0}^{N-1} h_i(x_i + x_{N-i})$$

$N=31$
 $x_i = 8 \text{ bits} \rightarrow Q_{5.3}$
 $h_i = 16 \text{ bits} \rightarrow Q_{2.14}$

Simple dual port $\rightarrow 512 \times 36$ (512 linhas de 36 bits)
 \rightarrow Só temos um port de cada vez

$$a) \quad Y_K = Q_{5.3} + Q_{2.14} + \log_2(16) + 1 = Q_{12.17}$$

h_i : Basta guardar h_0 a h_{15} (é simétrico)

$\rightarrow h_i \rightarrow 16 \text{ bits} \rightarrow 2 \times h_i$ por linha (16 linhas) $\rightarrow 1 \text{ BRAM}$


x_i : Guardar x_0 a x_{20}

$\rightarrow x_i \rightarrow 8 \text{ bits} \rightarrow 4 \times x_i$ por linha (16 linhas) $\rightarrow 1 \text{ BRAM}$

$$x_0 \ x_{31} \ x_1 \ x_{30}$$

$$x_2 \ x_{29} \ x_3 \ x_{28}$$

$$\dots$$



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
```

entity addm is

```
Port (
    hi : in std_logic_vector ( 15 downto 0);
    xi0, xi1 : in std_logic_vector ( 7 downto 0);
    pi : out std_logic_vector ( 24 downto 0 )
);
```

end addm;

architecture behavioral of addm is

```
signal Sigxi0, Sigxi1 : signed(7 downto 0);
signal Sighi : signed( 15 downto 0);
signal xAux : signed(8 downto 0);
signal pAux : signed(24 downto 0);
```

begin

```
Sigxi0 <= signed(xi0);
Sigxi1 <= signed(xi1);
```

```
xAux <= Sigxi0 + Sigxi1;
pAux <= xAux * Sighi;
```

```
pi <= std_logic_vector(pAux);
```

end behavioral;

b) Throughput $\rightarrow 2$ MAC's per ciclo

Latency :

$$N_{\text{ciclos}} = 3 + \frac{16}{2} = 11$$

$$t_{\text{clk}} = t_{p_{\text{Mul}}} + t_{p_{\text{Reg}}} + t_{\text{Set}} = 14 + 2 + 1 = 17 \text{ ms}$$

$$\text{Latency} = N_{\text{ciclos}} \times t_{\text{clk}} = 187 \text{ ms}$$

e) Apemosa 1 DSP

- 25bit pre-adder \Rightarrow aguento com $x_i + x_{N-i}$
- 25x18 multiplier \Rightarrow aguento com $h_i (x_i + x_{N-i})$

4 a) $t_{\text{Mim}} = t_{p_{\text{FF}}} + t_{\text{SET}} + \text{Max}\{t_{p_{\text{Log}}}\} = 4 + 2 + 11 = 17 \text{ ms}$

b) $\delta = t_{p_{\text{buffer}}}$

$$t'_{\text{Mim}} = t_{\text{Mim}} - \delta = 14 \text{ ms}$$

c) $t'_{\text{Hold}} \ll t_{p_{\text{FF}}} + \text{Min}\{t_{p_{\text{Log}}}\} - \delta \Leftrightarrow t'_{\text{Hold}} \ll 4 + 2 - 3 \Leftrightarrow t'_{\text{Hold}} \ll 3 \text{ ms}$


$$\text{WHS} = t'_{\text{Hold}} - t_{\text{Hold}} = 2 \text{ ms}$$

5 1 LUTRAM $\rightarrow 64$ bits

$$\left\lceil \frac{112 \times 2}{64} \right\rceil = 4 \text{ LUTRAM}$$

Solução alternativa

- Como o mult está dividido por 3 ciclos o melhor possível é não passar por um somador!



	R _a	R _b	R _c	R _d	R _e	R _Σ	R _{aux}
c ₁	a	b					
c ₂		e			e		z ₁
c ₃	d					z ₃	
c ₄			c	d			
c ₅	z ₂	z ₃			z ₃	z ₁	

$z_1 = a + b$
 $z_2 = c(a + b) = c \cdot z_1$
 $z_3 = d + e$
 $z_4 = c(a + b) + d + e = z_2 + z_3 \Rightarrow Res$

Registros : 7

Mux 4:1 : 1

Mux 2:1 : 2


$A = Add + Mul + 7 \times Reg + 2 \times Mux\ 2:1 + Mux\ 4:1 =$
 $= 16 + 120 + 70 + 2 \times 16 + 32$
 $= 270$

$t_{clk_{min}} = t_{p_{Add}} + t_{p_{Reg}} + t_{set} = 5 + 2 + 1 = 8\ ms$

Não é pelo Mult pois este está distribuído por 3 ciclos!

$t_{pmux} + t_{pMul} + t_{pReg} + t_{set} = 4 + 14 + 2 + 1 = 21\ ms$
 $\frac{21}{3} = 7\ ms \quad 7 \leq 8\ ms! \text{ Deu!!}$

$Latencia \rightarrow 5 \times 8\ ms = 40\ ms$



	em_{Ra}	em_{Rb}	em_{Re}	$em_{R\text{I}}$	em_{Raux}	Se/I	Se/II	Se/III	Estado
Init	1	1	1	—	—	0	0	00	0000
c ₁	1	1	0	0	1	1	—	01	00 00
c ₂	—	—	—	1	0	—	—	—	000000
c ₃	—	—	1	—	0	—	1	—	000
c ₄	1	1	—	—	0	1	—	10	0 0
c ₅	—	—	—	1	—	—	—	—]
done	—	—	—	0	—	—	—	—	0000000000