




2.



$$\begin{aligned} z_1 &= b + c & z_3 &= a + z_1 & f &= z_4 + z_3 \\ z_2 &= d \times e & z_4 &= c \times z_2 \end{aligned}$$



	E_{m_a}	E_{m_b}	E_{m_c}	E_{m_d}	E_{m_e}	Sel I	Sel II	Sel III	Sel IV	Sel V	Estado
Init	1	1	1	1	1	0	0	-	0	0	11000
C1	0	1	0	0	0	1	-	1	-	-	10110
C2	-	1	-	1	1	1	-	0	1	1	11010
C3	-	0	-	0	0	-	-	-	-	-	00000
C4	1	0	-	-	-	-	1	-	-	-	01010
C5	-	1	-	-	-	1	-	0	-	-	10010
Done	-	0	-	-	-	-	-	-	-	-	01011

b_3 b_4 b_3 b_1 b_2 b_1 \hookrightarrow Valid

$$Area = 5 \times MUX_{2 \times 1} + 5 \times Reg + Add + Mul = 266$$

$$t_{clk} = \max \begin{cases} t_{DFF} + t_{SET} + t_{mul} + t_{MUX} = 20ms \\ t_{DFF} + t_{SET} + t_{add} + 2t_{MUX} = 14ms \end{cases}$$

$$Latencia : 5 \times 20ms = 100ms$$

4 a)

$$S = A - D \Rightarrow \begin{matrix} A: Q_{12,4} \\ B: Q_{2,14} \end{matrix} \leadsto S: Q_{13,14}$$

$$M = 4,5 * S \Rightarrow \begin{matrix} 4,5: Q_{4,1} \\ S: Q_{13,14} \end{matrix} \leadsto M: 16,15 \quad \left(\text{Ou podemos fazer } 4S + \frac{S}{2} \right)$$

$$Y = M + C \Rightarrow \begin{matrix} M: Q_{16,15} \\ C: Q_{30,2} \end{matrix} \leadsto Y: Q_{31,15}$$

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
```

entity madda is

Port (

```
    a : in std_logic_vector (15 downto 0);
    d : in std_logic_vector (15 downto 0);
    c : in std_logic_vector (31 downto 0);
    yi : out std_logic_vector ( 30 downto 0);
    yf : out std_logic_vector ( 14 downto 0 )
```

);

end madda;

architecture behavioral of madda is

signal as, ds : signed(15 downto 0);

signal cs : signed(31 downto 0);

-- internal signals

signal s : signed(26 downto 0);

signal m : signed(30 downto 0);

signal y : signed(45 downto 0);

signal fourdotfive : signed(4 downto 0);

signal aAux, dAux : signed(25 downto 0);

signal cAux : signed(44 downto 0);

begin

as <= signed(a);

ds <= signed(d);

cs <= signed(c);

fourdotfive <= 01001;

aAux <= as & "0000000000";

dAux <= (ad(1)=>(15 downto 6)) & ad;

cAux <= cs & "00000000000000";

-- arithmetic operations

s <= aAux - dAux ;

m <= fourdotfive * s;

y <= cAux * resize(m, length'cAux);

yi <= y(45 downto 15);

yf <= y(14 downto 0);

Begin Process

If (clk'event and clk = '1') then

Colocar aqui os seguinte sinais

a,d,c,s, m, y

end

End;

end;

c)

A-D:

Pre Adder de 25 bits \Rightarrow Precisamos de 2 DSP para cascading
Ou usamos uma ALU!

4,5 S:

Mult 25 bits x 18 bits \Rightarrow 2 DSP para cascading

M+C:

Basta 1 ALU

\hookrightarrow 2 DSP's !!

$$S \quad t_{CLK} = t_{P_{FF_{Max}}} + t_{P_{Log_{Max}}} + t_{SET} = 4 + 2 + 10 = 16 \text{ ms}$$

$$b) \delta = -3 \text{ ms}$$

$$t'_{CLK} = t_{CLK} - \delta = 19 \text{ ms} \quad WNS = 25 - 19 = 6 \text{ ms}$$

$$c) t_{Hold} + \delta \leq t_{Min} \quad 1 \leq t_{Min} - \delta \Leftrightarrow 1 \leq 3 - (-3) + 4 \Leftrightarrow 1 \leq 10$$

$$WHS = 10 - 1 = 9 \text{ ms}$$