Skip to content
View Zeeshan88c's full-sized avatar

Block or report Zeeshan88c

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DDV-DBS DDV-DBS Public

    Forked from meds-uet/DDV-DBS

    The repo is created to manage the progress of all trainees enrolled in Digital Design and Verification Training 2024 at Maktab e Digital Systems (MEDS), UET Lahore under the sponsorship of DreamBig…

    SystemVerilog

  2. MESI-cache MESI-cache Public

    Forked from meds-uet/MESI-cache

    SystemVerilog

  3. APB_VIP APB_VIP Public

    UVM-based APB Verification IP with a master environment and a Verilog APB slave supporting configurable PREADY delay.

    SystemVerilog

  4. AHB-Verif AHB-Verif Public

    Simple verification of random read write for non sequential state and burst 0.

    SystemVerilog

  5. AHB_2_APB_BRDG AHB_2_APB_BRDG Public

    It is verif of complete generic AHB to APB bridge

    SystemVerilog

  6. APB_RAL APB_RAL Public

    CSR Testing using bit bash sequence and normal sequence

    SystemVerilog