



國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.1

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 1



國立臺灣師範大學
National Taiwan Normal University

- **Outline**
- **Instruction Set**
- **MIPS Instruction Set**
- **Arithmetic Operations**
- **Arithmetic Example**



Outline



國立臺灣師範大學
National Taiwan Normal University

- **Introduction**
- **Operations of the Computer Hardware**
- **Operands of the Computer Hardware**
- **Signed and Unsigned Numbers**
- **Representing Instructions in the Computer**
- **Logical Operations**
- **Instructions for Making Decisions**
- **Supporting Procedures in Computer Hardware**
- **Communicating with People**
- **MIPS Addressing for 32-Bit Immediates and Addresses**
- **Parallelism and Instructions: Synchronization**
- **Translating and Starting a Program**
- **A C Sort Example to Put It All Together**
- **Arrays versus Pointers**
- **Real Stuff: ARM Instructions, x86 Instructions, ARM v8 (64-bit) Instructions**
- **Fallacies and Pitfalls**



Outline



- **Introduction**



Instruction Set



國立臺灣師範大學
National Taiwan Normal University

- **A repertoire of instructions of a computer**
- **Different computers have different instruction sets.**
 - But with many aspects in common
- **Early computers had very simple instruction sets.**
 - **Simplified implementation**
- **Many modern computers also have simple instruction sets.**



MIPS Instruction Set



國立臺灣師範大學
National Taiwan Normal University

- Used as an example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E



Outline



國立臺灣師範大學
National Taiwan Normal University

- **Introduction**
- **Operations of the Computer Hardware**



Arithmetic Operations



- **Add and subtract, three operands**
 - Two sources and one destination
add a, b, c # a gets $b + c$
- All arithmetic operations have this form.
- Example: $a = b + c + d + e$
- **Design Principle 1: Simplicity favors regularity.**
 - Regularity makes implementation simpler.
 - Simplicity enables higher performance at lower cost.



Arithmetic Example



國立臺灣師範大學
National Taiwan Normal University

- **C code**

```
f = (g + h) - (i + j);
```

- **Compiled MIPS code**

```
add t0, g, h    # temp t0 = g + h
```

```
add t1, i, j    # temp t1 = i + j
```

```
sub f, t0, t1   # f = t0 - t1
```



Review 1



國立臺灣師範大學
National Taiwan Normal University

- **Outline**
- **Instruction Set**
- **MIPS Instruction Set**
- **Arithmetic Operations**
- **Arithmetic Example**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.2

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 2



國立臺灣師範大學
National Taiwan Normal University

- **Register Operands**
- **Register Operand Example**



Outline



國立臺灣師範大學
National Taiwan Normal University

- **Introduction**
- **Operations of the Computer Hardware**
- **Operands of the Computer Hardware**



Register Operands



國立臺灣師範大學
National Taiwan Normal University

- **Arithmetic instructions use register operands.**
- **MIPS has a 32×32 -bit register file.**
 - Used for frequently accessed data
 - Numbered 0 to 31
 - **32-bit data is called a “word”.**
- **Assembler names ...**
 - **\$t0, \$t1, ..., \$t9 for temporary values**
 - **\$s0, \$s1, ..., \$s7 for saved variables**
- **Design Principle 2: Smaller is faster**
 - **C.f. main memory: millions of locations**



Register Operand Example



國立臺灣師範大學
National Taiwan Normal University

- **C code**
 $f = (g + h) - (i + j);$
 - f, \dots, j in $\$s0, \dots, \$s4$
- **Compiled MIPS code**
add \$t0, \$s1, \$s2
add \$t1, \$s3, \$s4
sub \$s0, \$t0, \$t1



Review 2



國立臺灣師範大學
National Taiwan Normal University

- **Register Operands**
- **Register Operand Example**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.3

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 3



國立臺灣師範大學
National Taiwan Normal University

- **Memory Operands**
- **Memory Operand Example**



Memory Operands



國立臺灣師範大學
National Taiwan Normal University

- **Main memory is used for composite data.**
 - Arrays, structures, dynamic data
- **To apply arithmetic operations**
 - Load values from memory into registers
 - Store result from register to memory
- **Memory is byte addressed.**
 - Each address identifies an 8-bit byte.
- **Words are aligned in memory.**
 - Address must be a multiple of 4.
- **MIPS is Big Endian.**
 - Most-significant byte at least address of a word
 - c.f. Little Endian: least-significant byte at least address



Memory Operand Example 1



國立臺灣師範大學
National Taiwan Normal University

- **C code**
 $g = h + A[8];$
 - **g in \$s1, h in \$s2, base address of A in \$s3**
- **Compiled MIPS code**
 - **Index 8 requires offset of 32.**
 - **4 bytes per word**

```
lw $t0, 32($s3) # load word  
add $s1, $s2, $t0
```

offset

base register



Memory Operand Example 2



國立臺灣師範大學
National Taiwan Normal University

- **C code**
 $A[12] = h + A[8];$
 - **h in \$s2, base address of A in \$s3**
- **Compiled MIPS code**
 - **Index 8 (12) requires offset of 32 (48).**

```
lw $t0, 32($s3)  # load word
add $t0, $s2, $t0
sw $t0, 48($s3)  # store word
```



Review 3



國立臺灣師範大學
National Taiwan Normal University

- **Memory Operands**
- **Memory Operand Example**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.4

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 4



國立臺灣師範大學
National Taiwan Normal University

- **Registers v.s. Memory**
- **Immediate Operands**
- **Constant Zero**
- **Unsigned Binary Integers**



Registers v.s. Memory



國立臺灣師範大學
National Taiwan Normal University

- **Registers are faster to access than memory.**
 - Operating on memory data requires loads and stores.
 - More instructions to be executed.
- **Compilers must use registers for variables as much as possible.**
 - Only spill to memory for less frequently used variables
 - Register optimization is important!



Immediate Operands



- **Constant data specified in an instruction**
`addi $s3, $s3, 4`
- **No subtract immediate instruction**
 - **Just use a negative constant**
`addi $s2, $s1, -1`
- **Design Principle 3: Make the common case fast**
 - Small constants are common.
 - Immediate operand avoids a load instruction.



Constant Zero

- **MIPS register 0 (\$zero) is the constant 0.**
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers
add \$t2, \$s1, \$zero



Outline



國立臺灣師範大學
National Taiwan Normal University

- **Introduction**
- **Operations of the Computer Hardware**
- **Operands of the Computer Hardware**
- **Signed and Unsigned Numbers**



Unsigned Binary Integers



國立臺灣師範大學
National Taiwan Normal University

- **Given an n-bit number**

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- **Range: 0 to $+2^n - 1$**

- **Example**

- **$0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1011_2$
 $= 0 + \dots + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$
 $= 0 + \dots + 8 + 0 + 2 + 1 = 11_{10}$**

- **Using 32 bits**

- **0 to +4,294,967,295**



Review 4



國立臺灣師範大學
National Taiwan Normal University

- **Registers v.s. Memory**
- **Immediate Operands**
- **Constant Zero**
- **Unsigned Binary Integers**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.5

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 5



國立臺灣師範大學
National Taiwan Normal University

- **2s-Complement Signed Integers**
- **Signed Negation**



2s-Complement Signed Integers (1/2)



國立臺灣師範大學
National Taiwan Normal University

- Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1} - 1$

- Example

- $$\begin{aligned} &1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1100_2 \\ &= -1 \times 2^{31} + 1 \times 2^{30} + \dots + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 \\ &= -2,147,483,648 + 2,147,483,644 = -4_{10} \end{aligned}$$

- Using 32 bits

- $$-2,147,483,648 \text{ to } +2,147,483,647$$



2s-Complement Signed Integers (2/2)



- **Bit 31 is sign bit.**
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- **Non-negative numbers have the same unsigned and 2s-complement representation.**
- **Some specific numbers**
 - 0: 0000 0000 ... 0000
 - -1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111



Signed Negation

- **Complement and add 1**
- **Complement means $1 \rightarrow 0, 0 \rightarrow 1$.**

$$x + \bar{x} = 1111 \dots 111_2 = -1$$

$$\bar{x} + 1 = -x$$

- **Example: negate +2**
 - $+2 = 0000 \ 0000 \dots 0010_2$
 - $-2 = 1111 \ 1111 \dots 1101_2 + 1$
 $= 1111 \ 1111 \dots 1110_2$



Review 5



國立臺灣師範大學
National Taiwan Normal University

- **2s-Complement Signed Integers**
- **Signed Negation**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.6

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 6



國立臺灣師範大學
National Taiwan Normal University

- **Sign Extension**
- **Represent Instructions**
- **MIPS R-format Instructions**
- **R-format Example**



Sign Extension

- **Representing a number using more bits.**
 - **Preserve the numeric value**
- In MIPS instruction set
 - addi: extend immediate value
 - lb, lh: extend loaded byte/halfword
 - beq, bne: extend the displacement
- **Replicate the sign bit to the left**
 - C.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110



Outline



國立臺灣師範大學
National Taiwan Normal University

- ...
- **Operations of the Computer Hardware**
- **Operands of the Computer Hardware**
- **Signed and Unsigned Numbers**
- **Representing Instructions in the Computer**



Represent Instructions

- **Instructions are encoded in binary.**
 - **Called machine code**
- **MIPS instructions**
 - **Encoded as 32-bit instruction words**
 - **Small number of formats encoding operation code (opcode), register numbers, ...**
 - **Regularity!**
- **Register numbers**
 - **\$t0 – \$t7 are registers 8 – 15.**
 - **\$t8 – \$t9 are registers 24 – 25.**
 - **\$s0 – \$s7 are registers 16 – 23.**



MIPS R-format Instructions



op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- **Instruction fields**
 - **op: operation code (opcode)**
 - **rs: first source register number**
 - **rt: second source register number**
 - **rd: destination register number**
 - **shamt: shift amount (00000 for now)**
 - **funct: function code (extends opcode)**



R-format Example

op	rs	rt	rd	shamt	funct
----	----	----	----	-------	-------

6 bits

5 bits

5 bits

5 bits

5 bits

6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$t0	0	add
---------	------	------	------	---	-----

0	17	18	8	0	32
---	----	----	---	---	----

000000	10001	10010	01000	00000	100000
--------	-------	-------	-------	-------	--------

0000 0010 0011 0010 0100 0000 0010 0000₂ =
02324020₁₆



Review 6



國立臺灣師範大學
National Taiwan Normal University

- **Sign Extension**
- **Represent Instructions**
- **MIPS R-format Instructions**
- **R-format Example**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.7

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 7



國立臺灣師範大學
National Taiwan Normal University

- **Hexadecimal**
- **MIPS I-format Instructions**
- **Stored Program Computers**



Hexadecimal



國立臺灣師範大學
National Taiwan Normal University

- **Base 16**
 - Compact representation of bit strings
 - 4 bits per hex digit
- Example: eca8 6420₁₆
 - 1110 1100 1010 1000 0110 0100 0010 0000₂

0	0000	4	0100	8	1000	c	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	a	1010	e	1110
3	0011	7	0111	b	1011	f	1111



MIPS I-format Instructions



國立臺灣師範大學
National Taiwan Normal University



- **Immediate arithmetic and load/store instructions**
 - **rt:** destination or source register number
 - **Constant:** -2^{15} to $+2^{15} - 1$
 - **Address:** offset added to base address in rs
- **Design Principle 4: Good design demands good compromises**
 - **Different formats complicate decoding, but allow 32-bit instructions uniformly**
 - **Keep formats as similar as possible**




Stored Program Computers



國立臺灣師範大學
National Taiwan Normal University

The BIG Picture



- Instructions are represented in binary, just like data.
- Instructions and data are stored in memory.
- Programs can operate on programs.
 - E.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers.
 - Standardized ISAs



Review 7



國立臺灣師範大學
National Taiwan Normal University

- **Hexadecimal**
- **MIPS I-format Instructions**
- **Stored Program Computers**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.8

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 8



國立臺灣師範大學
National Taiwan Normal University

- **Logical Operations**
- **Shift Operations**
- **AND Operations**
- **OR Operations**



Outline



- ...
- **Operands of the Computer Hardware**
- **Signed and Unsigned Numbers**
- **Representing Instructions in the Computer**
- **Logical Operations**



Logical Operations

- **Instructions for bitwise manipulation**
- **Useful for extracting and inserting groups of bits in a word**

Operation	C	Java	MIPS
Shift left	<<	<<	sll
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor



Shift Operations



國立臺灣師範大學
National Taiwan Normal University

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- **shamt: how many positions to shift**
- **Shift left logical: sll**
 - Shift left and fill with 0 bits.
 - sll by i bits multiplies by 2^i
- **Shift right logical: srl**
 - Shift right and fill with 0 bits
 - srl by i bits divides by 2^i (unsigned only)



AND Operations

- **Useful to mask bits in a word**
 - **Select some bits, clear others to 0**
and \$t0, \$t1, \$t2

\$t2	0000 0000 0000 0000 0000 1101 1100 0000
\$t1	0000 0000 0000 0000 0011 1100 0000 0000
\$t0	0000 0000 0000 0000 0000 1100 0000 0000



OR Operations

- **Useful to include bits in a word**
 - **Set some bits to 1, leave others unchanged**
or \$t0, \$t1, \$t2

\$t2	0000 0000 0000 0000 0000 1101 1100 0000
\$t1	0000 0000 0000 0000 0011 1100 0000 0000
\$t0	0000 0000 0000 0000 0011 1101 1100 0000



Review 8



國立臺灣師範大學
National Taiwan Normal University

- **Logical Operations**
- **Shift Operations**
- **AND Operations**
- **OR Operations**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.9

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 9



國立臺灣師範大學
National Taiwan Normal University

- **NOT Operations**
- **Conditional Operations**



NOT Operations

- **Useful to invert bits in a word**
 - **Change 0 to 1, and 1 to 0**
- **MIPS has NOR 3-operand instruction**
 - **$a \text{ NOR } b == \text{NOT} (a \text{ OR } b)$**

`nor $t0, $t1, $zero`

← Register 0: always read as zero

\$t1 0000 0000 0000 0000 0011 1100 0000 0000

\$t0 1111 1111 1111 1111 1100 0011 1111 1111



Outline



- ...
- **Signed and Unsigned Numbers**
- **Representing Instructions in the Computer**
- **Logical Operations**
- **Instructions for Making Decisions**



Conditional Operations



國立臺灣師範大學
National Taiwan Normal University

- **Branch to a labeled instruction if a condition is true**
 - **Otherwise, continue sequentially**
- **beq rs, rt, L1**
 - **if (rs == rt) branch to instruction labeled L1**
- **bne rs, rt, L1**
 - **if (rs != rt) branch to instruction labeled L1**
- **j L1**
 - **unconditional jump to instruction labeled L1**



Review 9



國立臺灣師範大學
National Taiwan Normal University

- **NOT Operations**
- **Conditional Operations**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.10

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 10




國立臺灣師範大學
National Taiwan Normal University

- **Compiling If Statements**



Compiling If Statements

- **C code**
if (i == j) f = g+h;
else f = g-h;
 - f, g, ... in \$s0, \$s1, ...
- **Compiled MIPS code**
bne \$s3, \$s4, Else
add \$s0, \$s1, \$s2
j Exit
Else: sub \$s0, \$s1, \$s2
Exit: ...



Assembler calculates addresses.



Review 10



國立臺灣師範大學
National Taiwan Normal University

- **Compiling If Statements**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.11

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 11



國立臺灣師範大學
National Taiwan Normal University

- **Compiling Loop Statements**



Compiling Loop Statements



國立臺灣師範大學
National Taiwan Normal University

- **C code**
while (save[i] == k) i += 1;
 - **i in \$s3, k in \$s5, address of save in \$s6**
- **Compiled MIPS code**
Loop: sll \$t1, \$s3, 2
add \$t1, \$t1, \$s6
lw \$t0, 0(\$t1)
bne \$t0, \$s5, Exit
addi \$s3, \$s3, 1
j Loop
Exit: ...



Review 11



國立臺灣師範大學
National Taiwan Normal University

- **Compiling Loop Statements**





國立臺灣師範大學

NATIONAL TAIWAN NORMAL UNIVERSITY



Computer Architectures

2. Instructions: Language of the Computer.12

Chun-Han Lin (林均翰)

CSIE, NTNU



Key Points 12



國立臺灣師範大學
National Taiwan Normal University

- **Basic Blocks**
- **More Conditional Operations**
- **Branch Instruction Design**




Basic Blocks



國立臺灣師範大學
National Taiwan Normal University

- **A basic block is a sequence of instructions with ...**
 - **No embedded branches (except at end)**
 - **No branch targets (except at beginning)**
- **A compiler identifies basic blocks for optimization.**
- **An advanced processor can accelerate execution of basic blocks.**



More Conditional Operations



國立臺灣師範大學
National Taiwan Normal University

- **Set result to 1 if a condition is true**
 - **Otherwise, set to 0**
- **slt rd, rs, rt**
if (rs < rt) rd = 1; else rd = 0;
- **slti rt, rs, constant**
if (rs < constant) rt = 1; else rt = 0;
- **Use in combination with beq, bne**
slt \$t0, \$s1, \$s2 # if (\$s1 < \$s2)
bne \$t0, \$zero, L # branch to L



Branch Instruction Design



國立臺灣師範大學
National Taiwan Normal University

- Why not blt, bge, ...?
- Hardware for $<$, \geq , ... is slower than $=$, \neq .
 - Combine with branch involves more work per instruction, requiring a slower clock.
 - All instructions are penalized!
- beq and bne are the common case.
- This is a good design compromise.



Review 12



國立臺灣師範大學
National Taiwan Normal University

- **Basic Blocks**
- **More Conditional Operations**
- **Branch Instruction Design**

