Skip to content
View abhishekxece's full-sized avatar

Highlights

  • Pro

Block or report abhishekxece

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
abhishekxece/README.md

B.Tech Electronics & Communication Engineering · NIT Jalandhar

"Engineering is about solving problems one step at a time.
Here's to learning, creating, and sharing my journey."


Pinned Loading

  1. 30-Days-of-Fusion-360 30-Days-of-Fusion-360 Public

    This repository documents my 30-day journey of mastering Autodesk Fusion 360. Each day focuses on building practical skills through hands-on design challenges, progressively moving from basic sketc…

    1

  2. ESP32-S3_PCB_DESIGN ESP32-S3_PCB_DESIGN Public

    Custom ESP32-S3-MINI-1 breakout board designed in KiCad.

    1

  3. Electric_Vehicle_ADAS_STM32_Project Electric_Vehicle_ADAS_STM32_Project Public

    STM32-based EV ADAS project using Blue Pill, ultrasonic sensors, ADC, UART and PICSimLab simulation. EV monitoring with Python dashboard – 14 days of development.

    C 1

  4. Verilog-to-RISC-V Verilog-to-RISC-V Public

    A hands-on journey from Verilog RTL and digital logic design to RISC-V processor architecture, pipelining, verification, and SoC design. Built through practical implementations, simulations, and ha…

    Verilog 1

  5. RISC-V-Verification-Ai_Agent- RISC-V-Verification-Ai_Agent- Public

    AI-powered RTL verification assistant for RISC-V processors, APB peripherals, and SystemVerilog verification planning.

    SystemVerilog 1

  6. FSM-Based-Parameterized-UART-Transceiver-Verilog-RTL- FSM-Based-Parameterized-UART-Transceiver-Verilog-RTL- Public

    Designed and verified a synthesizable UART Controller in Verilog RTL featuring FSM-based transmitter and receiver modules. Implemented parameterized baud-rate timing, serial-to-parallel and paralle…

    Verilog 1