

#### DESCRIPTION

These Signetics 2500 Series 512 and 1024 bit recirculating dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls are included on the chip.

#### FEATURES

- HIGH FREQUENCY OPERATION – 5MHz TYPICAL
- SINGLE 512, SINGLE 1024
- TTL, DTL COMPATIBLE
- WRITE AND READ CONTROLS INCLUDED
- LOW POWER DISSIPATION – 200 $\mu$ W/BIT AT 1 MHz
- +5, -5 POWER SUPPLIES
- STANDARD PACKAGE 8-LEAD DIP
- P-MOS SILICON GATE TECHNOLOGY

#### APPLICATIONS

FAST ACCESS SWAPPING MEMORY SYSTEMS  
LOW COST SEQUENTIAL ACCESS MEMORIES  
LOW COST BUFFER MEMORIES  
CRT REFRESH MEMORIES  
DELAY LINE MEMORY REPLACEMENT  
DRUM MEMORY REPLACEMENT

#### PROCESS TECHNOLOGY

Use of low threshold silicon gate technology allows high speed (5MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to other technologies. The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.


#### BIPOLAR COMPATIBILITY

The signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).


#### SILICONE PACKAGING [www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

#### PIN CONFIGURATION (Top View)



#### BLOCK DIAGRAM



#### TRUTH TABLE

WRITE	READ	FUNCTION
0	0	Recirculate, Output is '0'
0	1	Recirculate, Output is Data
1	0	Write Mode, Output is '0'
1	1	Read Mode Output is Data

#### PART IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE
2524V	512	8 pin DIP
2525V	1024	8 pin DIP



SIGNETICS 512 AND 1024 BIT RECIRCULATING DYNAMIC SHIFT REGISTERS ■ 2524, 2525

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2)	0°C to +70°C
Storage Temperature	−65°C to +150°C
Power Dissipation (2)	535mW@T <sub>A</sub> >70°C
Data and Clock Input Voltages and Supply Voltages with respect to V <sub>CC</sub>	+ 0.3V to −20V

NOTES:

1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


- 2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
- 3. All inputs are protected against static charge.
- 4. See "Minimum Operating Frequency" graph for low limits on data rep. rate.
- 5. All voltage measurements are referenced to ground.
- 6. Manufacturer reserving the right to make design and process changes and improvements.
- 7. Typical values are at +25°C and nominal supply voltages.
- 8. Parameters are valid over operating temperature range unless otherwise specified.
- 9. Guaranteed input levels are stated for worst case conditions including a ±5% variation in V<sub>CC</sub> and a temperature variation of 0°C to +70°C. Actual input requirements with respect to V<sub>CC</sub> are V<sub>IH</sub> = V<sub>CC</sub> - 1.85V and V<sub>IL</sub> = V<sub>CC</sub> - 4.15V.
- 10. V<sub>OL</sub> is a function of the input characteristics of the driven TTL/DTL gate I<sub>O1</sub> and V<sub>CLAMP</sub> and the value of the pull-down resistor (R<sub>L</sub>).

DC CHARACTERISTICS T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ±5%; V<sub>DD</sub> = −5V ±5% unless otherwise noted.

SYMBOL	TEST	MIN	TYPICAL	MAX	UNIT	CONDITION
I <sub>LI</sub>	Input Load Current		10	500	nA	V <sub>IN</sub> = -5.5V; T <sub>A</sub> = 25°C
I <sub>LO</sub>	Output Leakage Current		10	1000	nA	V <sub>φ1</sub> = V <sub>φ2</sub> = -12V; V <sub>DD</sub> = -5V V <sub>OUT</sub> = -5.5V; T <sub>A</sub> = 25°C
I <sub>LC</sub>	Clock Leakage Current		10	1000	nA	V <sub>ILC</sub> = -12V ; T <sub>A</sub> = 25°C
I <sub>DD</sub>	Power Supply Current: 2524		15	35	mA	Continuous Operation; φ <sub>pW</sub> = 150nS; f = 1 MHz V <sub>ILC</sub> = -12V; T <sub>A</sub> = 25°C V <sub>DD</sub> = -5.5V
	2525		25	35	mA	
V <sub>IL</sub>	Input "Low" Voltage	-5.0		+0.6	V	Note 9
V <sub>IH</sub>	Input "High" Voltage	+3.4		5.3	V	Note 9
V <sub>ILC</sub>	Clock Input "Low" Voltage	-12.0		-10.0	V	
V <sub>IHC</sub>	Clock Input "High" Voltage	4.0		5.3	V	

www.datasheetcatalog.com

EXAMPLE TIMING DIAGRAM






CONDITIONS OF TEST

Input rise and fall times: 10 sec Output load is 1 TTL gate

www.datasheetcatalog.com

TIMING DIAGRAM




AC CHARACTERISTICS  $T_A = +25^\circ\text{C}$   $V_{CC} = +5\text{V} \pm 5\%$ ;  $V_{DD} = -5\text{V} \pm 5\%$ ;  $V_{ILC} = -11\text{V}$

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Data Rep Rate	.0005 (Note 4)	5	3	MHz	$W = R = V_{CC}$
$t_{\phi pw}$	Clock Pulse Width	135	85		ns	
$t_{\phi d}$	Clock Pulse Delay	10			ns	
$t_r; t_f$	Clock Pulse Transition	10		1000	ns	
$t_{DW}$	Data Write (Setup) Time	70			ns	
$t_{DH}$	Data to Clock Hold Time	20			ns	
$t_{a+}$	Clock to Data Out Delay			100	ns	
$t_{R-}; t_{W-}$	Clock to "Read" or "Write" Timing	0			ns	
$t_{R+}; t_{W+}$	Clock to "Read" or "Write" Timing	0			ns	
$C_{in}$	Input Capacitance			5	pF	1MHz; $V_I = V_{CC}$ ; $V_{AC} = 25\text{m V}_{P-P}$
$C_{out}$	Output Capacitance			5	pF	1MHz; $V_O = V_{CC}$ ; $V_{AC} = 25\text{m V}_{P-P}$
$C_{\phi}$	Clock Capacitance 2524 2525			80 160	pF pF	1MHz; $V = V_{CC}$ ; $V_{AC} = 25\text{m V}_{P-P}$
$V_{OL}$	Output "Low" Voltage		-1.0		V	$R_L = 3.0\text{K}$ ; 1 TTL Load ( $I_L = 1.6\text{mA}$ ) Note 10
$V_{OH1}$	Output "High" Voltage Driving 1 TTL Load	2.4	3.5		V	$R_L = 3.0\text{K}$ ; 1 TTL Load ( $I_L = 100\mu\text{A}$ )
$V_{OH2}$	Output "High" Voltage Driving MOS	3.6	4.0		V	$R_L = 5.6\text{K}$ ; $C_L = 10\text{pF}$




CHARACTERISTIC CURVES


POWER DISSIPATION/BIT  
VERSUS SUPPLY VOLTAGE




MAXIMUM PACKAGE POWER  
DISSIPATION VERSUS TEMPERATURE




MAXIMUM CLOCK RATE  
VERSUS CLOCK AMPLITUDE



POWER DISSIPATION/BIT  
VERSUS TEMPERATURE



MINIMUM OPERATING CLOCK  
FREQUENCY VERSUS TEMPERATURE




[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

NOTE:  
Conditions for typical curves: V<sub>CC</sub> = +5V, V<sub>DD</sub> = -5V, clock duty cycle = 35%, f<sub>CLK</sub> = 3MHz, V<sub>φp-p</sub> = 16V,  
φ<sub>PW1</sub> = φ<sub>PW2</sub> = 80ns, T<sub>A</sub> = +25°C unless otherwise noted.



## APPLICATIONS DATA



## CIRCUIT SCHEMATIC

