Skip to content
View alisuvizi's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report alisuvizi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
alisuvizi/README.md

Gmail Badge

💻 Objectives

  • Computer Architectures
  • Reconfigurable Systems
  • Distributed Computing
  • Parallel Processing
:octocat: About Me!

Top Langs

Ali's Github Stats

Programming

Popular repositories Loading

  1. Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter Public

    Implementing MIPS processor with HDL language and optimization in Synopsys Design Compiler and

    Verilog 2 1

  2. Analysing-the-effect-NBTI-phenomenon-on-SNM-in-HSPICE Analysing-the-effect-NBTI-phenomenon-on-SNM-in-HSPICE Public

    Analysing the effect NBTI Phenomenon on SNM in SRAM Cells

    SourcePawn 2 1

  3. alisuvizi.github.io alisuvizi.github.io Public

    Github Pages template for academic personal websites, forked from mmistakes/minimal-mistakes

    JavaScript 1

  4. Implementing-VLSI-Algorithms Implementing-VLSI-Algorithms Public

    Implementing Quadratic and Simulated Annealing placement for VLSI circuits design

    C++ 1

  5. EPANET-Benchmarks EPANET-Benchmarks Public

    Forked from KIOS-Research/EPANET-Benchmarks

    MATLAB

  6. CE202-LC-Lab-Manual CE202-LC-Lab-Manual Public

    Forked from aut-ce/CE202-LC-Lab-Manual

    Manual and Template Sources of Logic Circuit Laboratory (Verilog Templates)

    Verilog