EC5018 High Level Verification with System Verilog and UVM Required software Icarus Verilog gtkwave makefile How to run a lab project Go to the lab dir Run these commands sequentially make build make synth make wave If you want to clear build files run make clean