Popular repositories Loading

1. VLSI-design.sarvagna1 VLSI-design.sarvagna1 Public

   cache memory with LRU replacement-AXI lite slave interface for memory- 8bit pipelined ALU simulation-,barel shifter using verilog-priority encoder 8 to 3-design ,synthesize a 2-input 1-select multi…

2. certificates certificates Public

   project certificates

3. NIELIT-curriculum NIELIT-curriculum Public

   VLSI verification-lab SOC verification , FPGA architecture

4. curriculam-SRKIT-LAB curriculam-SRKIT-LAB Public

   SRKIT lab

5. curriculum-NIELIT-calicut curriculum-NIELIT-calicut Public

   Lab SOC verification-VLSI verification-FPGA architecture-ARM SOC design

6. FPGA-2 FPGA-2 Public

   FPGA