[Contributors wanted!] Intel DTT

[cyring]

I would like to add the DTT state in CoreFreq Technologies

We have specs at Intel for gen. 12 and we just need to probe registers at the PCI device BDF 0x0:0x4:0x0 for the technology availability and, to my understanding, offset 0x54 for its enablement state

I do not have such hardware. Let me know if you want to contribute ; mostly with testings ?

---

Originally posted by @cyring in #568

[cyring]

User Guide

Intel® Dynamic Tuning Technology (Intel DTT) is part of Intel Adaptix Technology.

• Intel DPTF

[cyring]

• Since Intel gen 11th, also with NUC, you can post lspci -nn where I expect to find then probe the DID device IDs of DTT

• ASUS [Motherboard] How to support Intel APO (Application Optimization) ? FAQ

• Intel® Application Optimization Overview article

[cyring]

Here's what the IA has found for us.

---

Platform	BDF	Vendor ID	Device ID	Device Name
Tiger Lake	00:04.0	0x8086	0x9A03	Intel Dynamic Tuning
Alder Lake	00:04.0	0x8086	0xA0C8	Intel Dynamic Tuning
Raptor Lake	00:04.0	0x8086	0x460D	Intel Dynamic Tuning Processor Participant
Meteor Lake	00:04.0	0x8086	0x7A03	Intel Telemetry / Dynamic Tuning

---

You can verify it on Linux using:

lspci -s 0:4.0 -nn

---

Platform	BDF	Vendor ID	Device ID	Device Name
B460 and H410 PCH Chipset	D20:F2	0x8086	0x461d	Thermal Reporting Configuration Registers 621887-001.pdf

• bug/1934741

[cyring]

Apparently a linux kernel driver is managing those devices

[cyring]

Thermal Controller Base Address

• To ReMap in Kernel address space the Thermal Controller Base Address (TMBAR_0_4_0_PCI) – Offset 10

1. TMMBA [42:17] bits at offset 0x10 for BDF 00:04.0
2. TBA [31:12] bits at offset 0x10 | TBAH [31:0] at offset 0x14 for BDF 00:20.2

[cyring]

Platform	Processor	BDF	Vendor ID	Device ID	Verified (lspci)
Tiger Lake	---	00:04.0	0x8086	0x9A03	NO
Alder Lake	---	00:04.0	0x8086	0xA0C8	NO
Raptor Lake	---	00:04.0	0x8086	0x460D	NO
Raptor Lake	14700	00:04.0	0x8086	0xA71D	YES
Meteor Lake	---	00:04.0	0x8086	0x7A03	NO

[sunnyyangyangyang]

sunny@fedora2in1:~$ lspci -s 0:4.0 -nn
00:04.0 Signal processing controller [1180]: Intel Corporation Alder Lake Innovation Platform Framework Processor Participant [8086:461d] (rev 04)
'''
             .',;::::;,'.                 sunny@fedora2in1
         .';:cccccccccccc:;,.             ----------------
      .;cccccccccccccccccccccc;.          OS: Fedora Linux 43 (Workstation Edit4
    .:cccccccccccccccccccccccccc:.        Host: 82TQ (IdeaPad Duet 5 12IAU7)
  .;ccccccccccccc;.:dddl:.;ccccccc;.      Kernel: Linux 6.17.12-300.fc43.x86_64
 .:ccccccccccccc;OWMKOOXMWd;ccccccc:.     Uptime: 6 mins
.:ccccccccccccc;KMMc;cc;xMMc;ccccccc:.    Packages: 2130 (rpm), 33 (flatpak)
,cccccccccccccc;MMM.;cc;;WW:;cccccccc,    Shell: bash 5.3.0
:cccccccccccccc;MMM.;cccccccccccccccc:    Display (Built-in display): 2560x1600"
:ccccccc;oxOOOo;MMM000k.;cccccccccccc:    DE: GNOME 49.2
cccccc;0MMKxdd:;MMMkddc.;cccccccccccc;    WM: Mutter (Wayland)
ccccc;XMO';cccc;MMM.;cccccccccccccccc'    WM Theme: Adwaita
ccccc;MMo;ccccc;MMW.;ccccccccccccccc;     Theme: Adwaita [GTK2/3/4]
ccccc;0MNc.ccc.xMMd;ccccccccccccccc;      Icons: Adwaita [GTK2/3/4]
cccccc;dNMWXXXWM0:;cccccccccccccc:,       Font: Adwaita Sans (11pt) [GTK2/3/4]
cccccccc;.:odl:.;cccccccccccccc:,.        Cursor: Adwaita (24px)
ccccccccccccccccccccccccccccc:'.          Terminal: Ptyxis
:ccccccccccccccccccccccc:;,..             CPU: 12th Gen Intel(R) Core(TM) i5-12z
 ':cccccccccccccccc::;,.                  GPU: Intel Iris Xe Graphics @ 1.20 GH]
                                          Memory: 3.74 GiB / 15.34 GiB (24%)
                                          Swap: 0 B / 8.00 GiB (0%)
                                          Disk (/): 58.86 GiB / 475.35 GiB (12%s
                                          Battery (SMP): 72% [Discharging]
                                          Locale: en_US.UTF-8
'''
1235U

[cyring]

If your guys have one of those cheap AlderLake/N like N-150 I plane to acquire to develop Intel DTT feature

06/08/2026 EDIT: Better go for Intel Binary Optimization Tool within 'Arrow Lake Refresh' and 'Panther Lake'

[cyring]

If your guys have one of those cheap AlderLake/N like N-150 I plane to acquire to develop Intel DTT feature

Side talk with IA about the variation among the Geekbench results within the TwinLake architecture.
For N150 we are looking at SMT results ranging from ~1600 up to +3300
Worse than that are some N350 with twice as much Cores are getting lower results than N150.

IA pretends that Power Limits are locked by firmware:

• PL2 set as much as PL1
• TAU time window set to zero
• HWP registers read-modify-write sequence remains with no change
• Or CPPC programming at ACPI ignored
• Probably legacy Turbo, SpeedStep not available
• P-states programming constrained by PL design
• 15W TDP design platform is making the difference compared to the 6W manufacturer reference

[cyring]

[Postponed]

[cyring]

Need any Intel DTT capable PC remote access|free loan to work on implementation: anyone ?