

12345678

A

bus

power

buffers

fpanel

File: bus.kicad\_sch  
6502CPU

File: power.kicad\_sch  
GALS

File: buffers.kicad\_sch  
bus sharing

File: fpanel.kicad\_sch  
mapper

File: 6502CPU.kicad\_sch

File: GALS.kicad\_sch

File: bussharing.kicad\_sch

File: mapper.kicad\_sch

B

C

D

E

12345678

Sheet: /  
File: processor.6502.kicad\_sch


Title: Duodyne 6502 CPU board


Size: BDate: 2025-04-12

KiCad E.D.A. kicad (6.0.11)

Rev: V0.8

Id: 1/9







IO Address Port \$50-\$5F

\$50      PAGER BANK 0(WR)  
\$51      PAGER BANK 1(WR)  
\$52      PAGER BANK 2(WR)  
\$53      PAGER BANK 3(WR)  
\$54      Front Panel (RW)  
\$55      RESET SYSTEM  
\$56-\$57 I2C(RW)  
\$58-\$5F UART (RW)


ADDRESS DECODER



IO DECODER



BUS SIGNALS




Sheet: /GALS/  
File: GALS.kicad\_sch

**Title: Duodyne 6502 CPU board**

Size: B      Date: 2025-04-12  
KiCad E.D.A.    kicad (6.0.11)

**Rev: V0.8**  
Id: 5/9



Z80 BUS INTERFACE

