

12345678

A

bus

File: bus.kicad_sch
6502CPU

power

File: power.kicad_sch
GALS

buffers

File: buffers.kicad_sch
bus sharing

fpanel

File: fpanel.kicad_sch
mapper

B

C

D

E

12345678

Sheet: /
File: processor.6502.kicad_sch

Title: Duodyne 6502 CPU board


Size: B


Date: 2025-04-26

Rev: V0.9

KiCad E.D.A. kicad (6.0.11)

Id: 1/9







IO Address Port \$50-\$5F

\$50 PAGER BANK 0(WR)
\$51 PAGER BANK 1(WR)
\$52 PAGER BANK 2(WR)
\$53 PAGER BANK 3(WR)
\$54 Front Panel (RW)
\$55 RESET SYSTEM
\$56-\$57 I2C(RW)
\$58-\$5F UART (RW)


ADDRESS DECODER




IO DECODER








BUS SIGNALS





Z80 BUS INTERFACE





J11 NOTE:

PINS 5, 7, 9, 11, 13, 15, 17, 19 ARE FOR LED STATUS FOR ROWMWB FRONT PANEL INDICATOR

PINS 6, 8, 10, 12, 14, 16, 18, 20 ARE FOR SWITCH INPUTS FOR ROWMWB FRONT PANEL

PINS 21, 23 ARE FOR I2C CONNECTION (SDA & SCL)

PINS 25, 27, 29, 31, 33, AND 35 ARE FOR TTL SERIAL CONNECTOR TO UART

PINS 29, 37 ARE FOR SERIAL VCC POWER ENABLE

PINS 22, 24 ARE FOR EXTERNAL RESET SWITCH

PINS 26, 28 ARE FOR IM2 CIRCUIT ENABLE

PINS 30, 32 ARE FOR INTERRUPT 0 ENABLE

PINS 34, 36 ARE FOR WAIT STATE CIRCUIT ENABLE

