




CM3588 Plus



Power Tree



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD

IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_3V3_S3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_3V3_S3	3.3V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

USB Controller Configure Table


Controller Name	Pin Name	Type-C Function	DPx4Lane Function	USB30 OTG+DPx2Lane Function	OPTION1	OPTION2	USB20 OTG+DPx2Lane Function	OPTION1	OPTION2	USB20 OTG+DPx4Lane Function	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1	DP0_TX0	DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2	DP0_TX1	DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
	TYPEC0_SSRX3/DP0_TX2	TYPEC0_SSRX3	DP0_TX2	DP0_TX2	TYPEC0_SSRX3P	DP0_TX2P	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2
	TYPEC0_SSRX4/DP0_TX3	TYPEC0_SSRX4	DP0_TX3	DP0_TX3	TYPEC0_SSRX4P	DP0_TX3P	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3
USB20 OTG0 Device or Host	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1	DP0_TX0	DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2	DP0_TX1	DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
	TYPEC0_SSRX3/DP0_TX2	TYPEC0_SSRX3	DP0_TX2	DP0_TX2	TYPEC0_SSRX3P	DP0_TX2P	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2
	TYPEC0_SSRX4/DP0_TX3	TYPEC0_SSRX4	DP0_TX3	DP0_TX3	TYPEC0_SSRX4P	DP0_TX3P	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3
USB30 OTG1 Device or Host	TYPEC1_SSRX1/DP1_TX0	TYPEC1_SSRX1	DP1_TX0	DP1_TX0	TYPEC1_SSRX1P	DP1_TX0P	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0
	TYPEC1_SSRX2/DP1_TX1	TYPEC1_SSRX2	DP1_TX1	DP1_TX1	TYPEC1_SSRX2P	DP1_TX1P	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1
	TYPEC1_SSRX3/DP1_TX2	TYPEC1_SSRX3	DP1_TX2	DP1_TX2	TYPEC1_SSRX3P	DP1_TX2P	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2
	TYPEC1_SSRX4/DP1_TX3	TYPEC1_SSRX4	DP1_TX3	DP1_TX3	TYPEC1_SSRX4P	DP1_TX3P	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3
USB20 OTG1 Device or Host	TYPEC1_SSRX1/DP1_TX0	TYPEC1_SSRX1	DP1_TX0	DP1_TX0	TYPEC1_SSRX1P	DP1_TX0P	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0
	TYPEC1_SSRX2/DP1_TX1	TYPEC1_SSRX2	DP1_TX1	DP1_TX1	TYPEC1_SSRX2P	DP1_TX1P	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1
	TYPEC1_SSRX3/DP1_TX2	TYPEC1_SSRX3	DP1_TX2	DP1_TX2	TYPEC1_SSRX3P	DP1_TX2P	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2
	TYPEC1_SSRX4/DP1_TX3	TYPEC1_SSRX4	DP1_TX3	DP1_TX3	TYPEC1_SSRX4P	DP1_TX3P	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3
USB30 HOST2	TYPEC2_SSRX1/DP2_TX0	TYPEC2_SSRX1	DP2_TX0	DP2_TX0	TYPEC2_SSRX1P	DP2_TX0P	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0
	TYPEC2_SSRX2/DP2_TX1	TYPEC2_SSRX2	DP2_TX1	DP2_TX1	TYPEC2_SSRX2P	DP2_TX1P	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1
	TYPEC2_SSRX3/DP2_TX2	TYPEC2_SSRX3	DP2_TX2	DP2_TX2	TYPEC2_SSRX3P	DP2_TX2P	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2
	TYPEC2_SSRX4/DP2_TX3	TYPEC2_SSRX4	DP2_TX3	DP2_TX3	TYPEC2_SSRX4P	DP2_TX3P	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3
USB20 HOST2	TYPEC2_SSRX1/DP2_TX0	TYPEC2_SSRX1	DP2_TX0	DP2_TX0	TYPEC2_SSRX1P	DP2_TX0P	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0
	TYPEC2_SSRX2/DP2_TX1	TYPEC2_SSRX2	DP2_TX1	DP2_TX1	TYPEC2_SSRX2P	DP2_TX1P	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1
	TYPEC2_SSRX3/DP2_TX2	TYPEC2_SSRX3	DP2_TX2	DP2_TX2	TYPEC2_SSRX3P	DP2_TX2P	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2
	TYPEC2_SSRX4/DP2_TX3	TYPEC2_SSRX4	DP2_TX3	DP2_TX3	TYPEC2_SSRX4P	DP2_TX3P	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3
USB30 HOST1	TYPEC3_SSRX1/DP3_TX0	TYPEC3_SSRX1	DP3_TX0	DP3_TX0	TYPEC3_SSRX1P	DP3_TX0P	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0
	TYPEC3_SSRX2/DP3_TX1	TYPEC3_SSRX2	DP3_TX1	DP3_TX1	TYPEC3_SSRX2P	DP3_TX1P	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1
	TYPEC3_SSRX3/DP3_TX2	TYPEC3_SSRX3	DP3_TX2	DP3_TX2	TYPEC3_SSRX3P	DP3_TX2P	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2
	TYPEC3_SSRX4/DP3_TX3	TYPEC3_SSRX4	DP3_TX3	DP3_TX3	TYPEC3_SSRX4P	DP3_TX3P	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3
USB20 HOST1	TYPEC3_SSRX1/DP3_TX0	TYPEC3_SSRX1	DP3_TX0	DP3_TX0	TYPEC3_SSRX1P	DP3_TX0P	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0
	TYPEC3_SSRX2/DP3_TX1	TYPEC3_SSRX2	DP3_TX1	DP3_TX1	TYPEC3_SSRX2P	DP3_TX1P	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1
	TYPEC3_SSRX3/DP3_TX2	TYPEC3_SSRX3	DP3_TX2	DP3_TX2	TYPEC3_SSRX3P	DP3_TX2P	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2
	TYPEC3_SSRX4/DP3_TX3	TYPEC3_SSRX4	DP3_TX3	DP3_TX3	TYPEC3_SSRX4P	DP3_TX3P	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3

Note:
0: Lane swap enable
0: lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N
1: lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N


Config0: TypeC0 (With DP function)




Config3: (Default) USB3.0 OTG0 + DP0 2Lane(Swap ON)




Config1: USB2.0 OTG0 + DP0 4Lane(Swap OFF)




Config4: USB3.0 OTG0 + DP0 2Lane(Swap OFF)



Config2: USB2.0 OTG0 + DP0 4Lane(Swap ON)



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30X4_CLKREQ_M* PCIe30X4_WAKEN_M* PCIe30X4_PERSTN_M* PCIe30X4_BUTTON_RSTN
	OPTION2	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	
	OPTION3	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X2 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	PCIe30X2_CLKREQ_M* PCIe30X2_WAKEN_M* PCIe30X2_PERSTN_M* PCIe30X2_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	PCIe30X1_0_CLKREQ_M* PCIe30X1_0_WAKEN_M* PCIe30X1_0_PERSTN_M* PCIe30X1_0_BUTTON_RSTN
PCIe30X1_1 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	PCIe30X1_1_CLKREQ_M* PCIe30X1_1_WAKEN_M* PCIe30X1_1_PERSTN_M* PCIe30X1_1_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_TX2 PCIe30_PORT1_RX2	
PCIe20X1_2 RC	OPTION1	PCIe20_0_REF_CLKP PCIe20_0_REF_CLKN	PCIe20_0_TXP PCIe20_0_TXN PCIe20_0_RXP PCIe20_0_RXN	PCIe20X1_2_CLKREQ_M* PCIe20X1_2_WAKEN_M* PCIe20X1_2_PERSTN_M* PCIe20X1_2_BUTTON_RSTN


Note: PCIe30_PORT*_REF_CLKP/N is input gpio
PCIe20_*_REFCLKP/N is output or input gpio

Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3


PCIe3.0 REFCLK



PCIe2.0 REFCLK



RK3588 V (POWER)



Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

U1000Z				U1000X				U1000W				U1000Y			
H28	AH12	L3	R19	A1	F15	W3	AB18	H51	AH15	L6	R20	A11	F16	W6	AB19
H51	AH15	L6	R20	A11	F16	W6	AB19	J57	AH21	L7	R21	A12	F17	W7	AB20
J57	AH21	L7	R21	A12	F17	W7	AB20	K66	AH22	L8	R22	A13	F18	W8	AB21
K66	AH22	L8	R22	A13	F18	W8	AB21	L21	AH23	L9	R23	A14	F19	W9	AB22
L21	AH23	L9	R23	A14	F19	W9	AB22	M32	AH24	L10	R24	A15	F20	W10	AB23
M32	AH24	L10	R24	A15	F20	W10	AB23	N42	AH25	L11	R25	A16	F21	W11	AB24
N42	AH25	L11	R25	A16	F21	W11	AB24	O53	AH26	L12	R26	A17	F22	W12	AB25
O53	AH26	L12	R26	A17	F22	W12	AB25	P64	AH27	L13	R27	A18	F23	W13	AB26
P64	AH27	L13	R27	A18	F23	W13	AB26	Q75	AH28	L14	R28	A19	F24	W14	AB27
Q75	AH28	L14	R28	A19	F24	W14	AB27	R86	AH29	L15	R29	A20	F25	W15	AB28
R86	AH29	L15	R29	A20	F25	W15	AB28	S97	AH30	L16	R30	A21	F26	W16	AB29
S97	AH30	L16	R30	A21	F26	W16	AB29	T108	AH31	L17	R31	A22	F27	W17	AB30
T108	AH31	L17	R31	A22	F27	W17	AB30	U119	AH32	L18	R32	A23	F28	W18	AB31
U119	AH32	L18	R32	A23	F28	W18	AB31	V130	AH33	L19	R33	A24	F29	W19	AB32
V130	AH33	L19	R33	A24	F29	W19	AB32	W141	AH34	L20	R34	A25	F30	W20	AB33
W141	AH34	L20	R34	A25	F30	W20	AB33	X152	AH35	L21	R35	A26	F31	W21	AB34
X152	AH35	L21	R35	A26	F31	W21	AB34	Y163	AH36	L22	R36	A27	F32	W22	AB35
Y163	AH36	L22	R36	A27	F32	W22	AB35	Z174	AH37	L23	R37	A28	F33	W23	AB36
Z174	AH37	L23	R37	A28	F33	W23	AB36	AA18	AH38	L24	R38	A29	F34	W24	AB37
AA18	AH38	L24	R38	A29	F34	W24	AB37	AB19	AH39	L25	R39	A30	F35	W25	AB38
AB19	AH39	L25	R39	A30	F35	W25	AB38	AC20	AH40	L26	R40	A31	F36	W26	AB39
AC20	AH40	L26	R40	A31	F36	W26	AB39	AD21	AH41	L27	R41	A32	F37	W27	AB40
AD21	AH41	L27	R41	A32	F37	W27	AB40	AE22	AH42	L28	R42	A33	F38	W28	AB41
AE22	AH42	L28	R42	A33	F38	W28	AB41	AF23	AH43	L29	R43	A34	F39	W29	AB42
AF23	AH43	L29	R43	A34	F39	W29	AB42	AG24	AH44	L30	R44	A35	F40	W30	AB43
AG24	AH44	L30	R44	A35	F40	W30	AB43	AH25	AH45	L31	R45	A36	F41	W31	AB44
AH25	AH45	L31	R45	A36	F41	W31	AB44	AI26	AH46	L32	R46	A37	F42	W32	AB45
AI26	AH46	L32	R46	A37	F42	W32	AB45	AK27	AH47	L33	R47	A38	F43	W33	AB46
AK27	AH47	L33	R47	A38	F43	W33	AB46	AL28	AH48	L34	R48	A39	F44	W34	AB47
AL28	AH48	L34	R48	A39	F44	W34	AB47	AM29	AH49	L35	R49	A40	F45	W35	AB48
AM29	AH49	L35	R49	A40	F45	W35	AB48	AN30	AH50	L36	R50	A41	F46	W36	AB49
AN30	AH50	L36	R50	A41	F46	W36	AB49	AO31	AH51	L37	R51	A42	F47	W37	AB50
AO31	AH51	L37	R51	A42	F47	W37	AB50	AP32	AH52	L38	R52	A43	F48	W38	AB51
AP32	AH52	L38	R52	A43	F48	W38	AB51	AQ33	AH53	L39	R53	A44	F49	W39	AB52
AQ33	AH53	L39	R53	A44	F49	W39	AB52	AR34	AH54	L40	R54	A45	F50	W40	AB53
AR34	AH54	L40	R54	A45	F50	W40	AB53	AS35	AH55	L41	R55	A46	F51	W41	AB54
AS35	AH55	L41	R55	A46	F51	W41	AB54	AT36	AH56	L42	R56	A47	F52	W42	AB55
AT36	AH56	L42	R56	A47	F52	W42	AB55	AV37	AH57	L43	R57	A48	F53	W43	AB56
AV37	AH57	L43	R57	A48	F53	W43	AB56	AW38	AH58	L44	R58	A49	F54	W44	AB57
AW38	AH58	L44	R58	A49	F54	W44	AB57	AX39	AH59	L45	R59	A50	F55	W45	AB58
AX39	AH59	L45	R59	A50	F55	W45	AB58	AY40	AH60	L46	R60	A51	F56	W46	AB59
AY40	AH60	L46	R60	A51	F56	W46	AB59	AZ41	AH61	L47	R61	A52	F57	W47	AB60
AZ41	AH61	L47	R61	A52	F57	W47	AB60	BA42	AH62	L48	R62	A53	F58	W48	AB61
BA42	AH62	L48	R62	A53	F58	W48	AB61	BB43	AH63	L49	R63	A54	F59	W49	AB62
BB43	AH63	L49	R63	A54	F59	W49	AB62	BC44	AH64	L50	R64	A55	F60	W50	AB63
BC44	AH64	L50	R64	A55	F60	W50	AB63	BD45	AH65	L51	R65	A56	F61	W51	AB64
BD45	AH65	L51	R65	A56	F61	W51	AB64	BE46	AH66	L52	R66	A57	F62	W52	AB65
BE46	AH66	L52	R66	A57	F62	W52	AB65	BF47	AH67	L53	R67	A58	F63	W53	AB66
BF47	AH67	L53	R67	A58	F63	W53	AB66	BG48	AH68	L54	R68	A59	F64	W54	AB67
BG48	AH68	L54	R68	A59	F64	W54	AB67	BH49	AH69	L55	R69	A60	F65	W55	AB68
BH49	AH69	L55	R69	A60	F65	W55	AB68	BI50	AH70	L56	R70	A61	F66	W56	AB69
BI50	AH70	L56	R70	A61	F66	W56	AB69	BJ51	AH71	L57	R71	A62	F67	W57	AB70
BJ51	AH71	L57	R71	A62	F67	W57	AB70	BK52	AH72	L58	R72	A63	F68	W58	AB71
BK52	AH72	L58	R72	A63	F68	W58	AB71	BL53	AH73	L59	R73	A64	F69	W59	AB72
BL53	AH73	L59	R73	A64	F69	W59	AB72	BM54	AH74	L60	R74	A65	F70	W60	AB73
BM54	AH74	L60	R74	A65	F70	W60	AB73	BN55	AH75	L61	R75	A66	F71	W61	AB74
BN55	AH75	L61	R75	A66	F71	W61	AB74	BO56	AH76	L62	R76	A67	F72	W62	AB75
BO56	AH76	L62	R76	A67	F72	W62	AB75	BP57	AH77	L63	R77	A68	F73	W63	AB76
BP57	AH77	L63	R77	A68	F73	W63	AB76	BQ58	AH78	L64	R78	A69	F74	W64	AB77
BQ58	AH78	L64	R78	A69	F74	W64	AB77	BR59	AH79	L65	R79	A70	F75	W65	AB78
BR59	AH79	L65	R79	A70	F75	W65	AB78	BS60	AH80	L66	R80	A71	F76	W66	AB79
BS60	AH80	L66	R80	A71	F76	W66	AB79	BT61	AH81	L67	R81	A72	F77	W67	AB80
BT61	AH81	L67	R81	A72	F77	W67	AB80	BU62	AH82	L68	R82	A73	F78	W68	AB81
BU62	AH82	L68	R82	A73	F78	W68	AB81	BV63	AH83	L69	R83	A74	F79	W69	AB82
BV63	AH83	L69	R83	A74	F79	W69	AB82	BW64	AH84	L70	R84	A75	F80	W70	AB83
BW64	AH84	L70	R84	A75	F80	W70	AB83	BX65	AH85	L71	R85	A76	F81	W71	AB84
BX65	AH85	L71	R85	A76	F81	W71	AB84	BY66	AH86	L72	R86	A77	F82	W72	AB85
BY66	AH86	L72	R86	A77	F82	W72	AB85	BZ67	AH87	L73	R87	A78	F83	W73	AB86
BZ67	AH87	L73	R87	A78	F83	W73	AB86	CA68	AH88	L74	R88	A79	F84	W74	AB87
CA68	AH88	L74	R88	A79	F84	W74	AB87	CB69	AH89	L75	R89	A80	F85	W75	AB88
CB69	AH89	L75	R89	A80	F85	W75	AB88	CC70	AH90	L76	R90	A81	F86	W76	AB89
CC70	AH90	L76	R90	A81	F86	W76	AB89	CD71	AH91	L77	R91	A82	F87	W77	AB90
CD71	AH91	L77	R91	A82	F87	W77	AB90	CE72	AH92	L78	R92	A83	F88	W78	AB91
CE72	AH92	L78	R92	A83	F88	W78	AB91	CF73	AH93	L79	R93	A84	F89	W79	AB92
CF73	AH93	L79	R93	A84	F89	W79	AB92	CG74	AH94	L80	R94	A85	F90	W80	AB93
CG74	AH94	L80	R94	A85	F90	W80	AB93	CH75	AH95	L81	R95	A86	F91	W81	AB94
CH75	AH95	L81	R95	A86	F91	W81	AB94	CI76	AH96	L82	R96	A87	F92	W82	AB95
CI76	AH96	L82	R96	A87	F92	W82	AB95	CJ77	AH97	L83	R97	A88	F93	W83	AB96
CJ77	AH97	L83	R97	A88	F93	W83	AB96	CK78	AH98	L84	R98	A89	F94	W84	AB97
CK78	AH98	L84	R98	A89	F94	W84	AB97	CL79	AH99	L85	R99	A90	F95	W85	AB98
CL79	AH99	L85	R99	A90	F95	W85	AB98	CM80	AH100	L86	R100	A91	F96	W86	AB99
CM80	AH100	L86	R100	A91	F96	W86	AB99	CN81	AH101	L87	R101	A92	F97	W87	AB100
CN81	AH101	L87	R101	A92	F97	W87	AB100	CO82	AH102	L88	R102	A93	F98	W88	AB101
CO82	AH102	L88	R102	A93	F98	W88	AB101	CP83	AH103	L89	R103	A94	F99	W89	AB102
CP83	AH103	L89	R103	A94	F99	W89	AB102	CQ84	AH104	L90	R104	A95	F100	W90	AB103
CQ84	AH104	L90	R104	A95	F100	W90	AB103	CR85	AH105	L91	R105	A96	F101	W91	AB104
CR85	AH105	L91	R105	A96	F101	W91	AB104	CS86	AH106	L92	R106	A97	F102	W92	AB105
CS86	AH106	L92	R106	A97	F102	W92	AB105	CT87	AH107	L93	R107	A98	F103	W93	AB106
CT87	AH107	L93	R107	A98	F103	W93	AB106	CU88	AH108	L94	R108	A99	F104	W94	AB107
CU88	AH108	L94	R108	A99	F104	W94	AB107	CV89	AH109	L95	R109	A100	F105	W95	AB108
CV89	AH109	L95	R109	A100	F105	W95	AB108	CW90	AH110	L96	R110	A101	F106	W96	AB109
CW90	AH110	L96	R110	A101	F106	W96	AB109	CX91	AH111	L97	R111	A102	F107	W97	AB110
CX91	AH111	L97	R111	A102	F107	W97	AB110	CY92	AH112	L98	R112	A103	F108	W98	AB111
CY92	AH112	L98	R112	A103	F108	W98	AB111	CA93	AH113	L99	R113	A104	F109	W99	AB112
CA93	AH113	L99	R113	A104	F109	W99	AB112	CB94	AH114	L100	R114	A105	F110	W100	AB113
CB94	AH114	L100	R114	A105	F110	W100	AB113	CC95	AH115	L101	R115	A106	F111	W101	AB114
CC95	AH115	L101	R115	A106	F111	W101	AB114	CD96	AH116	L102	R116	A107	F112	W102	AB115
CD96	AH116	L102	R116	A107	F112	W102	AB115	CE97	AH117	L103	R117	A108	F113	W103	AB116
CE97	AH117	L103	R117	A108											

RK3588 E (OSC/PLL/PMUIO1/2)

Note:

Adjusted the load capacitance
according to the crystal specification


The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.

$$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$$


$$\text{Total } CL \leq 12pF$$

Note:


The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




RK3588 F (PMUIO2)



RK3588_C (EMMCIO Domain)




RK3588_D (VCCIO2 Domain)



11/ 26


RK3588_Q/R(MIPI_D/C_PHY0/1)



TX and RX port must work in the same mode, DPHY or CPHY

Note:
If not used:
Signal:leave floating
Power: Floating

RK3588_P(MIPI_DPHY_CSI_RX_PHY)



MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
		MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
If not used:
Signal:leave floating
Power: Floating

RK3588_S (HDMI2.1 TX)


RK3588_T (HDMI20 RX)

Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

U1000S

HDMI TX/eDP MUX Port0


HDMI:V2.1 12Gbps
eDP: V1.3 5.4Gbps



HDMI2.1_TX
100 Ohm +-10%

HDMI TX/eDP MUX Port1

HDMI:V2.1 12Gbps
eDP: V1.3 5.4Gbps




Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
If not used:
Signal: leave floating
Power: Floating or tie to VSS

U1000T


HDMI RX
HDMI:V2.0



HDMI20_RX
100 Ohm +-10%


Note:
If not used:
Signal: leave floating
Power: Floating

RK3588_N (PCIE20)



Note:
The SATA differential trace impedance is 100 OHM
The SATA trace length is less than 5 inch

RK3588_O (PCIE30)




Note:
If Port0 and Port1 are not used,
Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
Port0 and Port1 Other Signal: Leave floating
Port0 and Port1 Power: Leave floating or tie to VSS


If Port0 is used ,Port1 is not used,
Port1 REF_CLKP/N: Leave floating or tie to VSS
Port1 Other Signal: Leave floating
Port1 Power: Must supply power

If Port1 is used ,Port0 is not used,
Port0 REF_CLKP/N: Leave floating or tie to VSS
Port0 Other Signal: Leave floating
Port0 Power: Must supply power

PMIC RK806-1 BUCK




PMIC RK806-1 Managerment




PMIC RK806-1 LDO




VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU




VCC_1V1_NLDO_S3



LPDDR5




RTC



Address:Read A3H, Write A2H
7bit address: 0x51

microSD Power



eMMC

The diagram illustrates the eMMC interface for the CM3588 Plus. It shows the connection of the eMMC_153FBGA component to the microcontroller (U3840). The interface includes power supply connections (VCC_1V8_S3, VCC_3V3_S3, EMMCVDI), signal connections (eMMC_D0-D7, eMMC_CMD, eMMC_CLKOUT, eMMC_DATA_STROBE, eMMC_RSTn), and various capacitors (C4036-C4044) and resistors (R0201R, R4032, R3972-R3974).

Power Supply Connections:



- VCC_1V8_S3: Connected to VDD, VDDI, and VDDF.
- VCC_3V3_S3: Connected to VDD, VDDI, and VDDF.
- EMMCVDI: Connected to VDDI.

Signal Connections:


- eMMC_D0-D7: Data bus connections.
- eMMC_CMD: Command signal.
- eMMC_CLKOUT: Clock output signal.
- eMMC_DATA_STROBE: Data strobe signal.
- eMMC_RSTn: Reset signal.

Capacitors and Resistors:


- Capacitors: C4036, C4037, C4038, C4039, C4040, C4041, C4042, C4043, C4044.
- Resistors: R0201R, R4032, R3972, R3973, R3974.



Power IN





USB3.0 Type-C



HDMI




2.5G Ethernet




Audio



LEDs



Holes



UART0	3.3V	M0	UART9	3.3V	M1
UART1	3.3V /1.8V	M0/M1			
UART2	3.3V	Debug Console			
UART3	3.3V /1.8V	M0/M1			
UART4	3.3V	M2			
UART5	/	NC			
UART6	3.3V /1.8V	M0/M1			
UART7	3.3V /1.8V	M0/M1/M2			
UART8	3.3V	M1			

I2C0	3.3V	RK860-3 (CPU0) , RK860-2 (CPU1)
I2C1	3.3V	M2
I2C2	3.3V	RK860-2 (NPU)
I2C3	3.3V /1.8V	M0/M1/M3
I2C4	3.3V /1.8V	M0/M1/M2/M3
I2C5	3.3V /1.8V	M0/M3/M4
I2C6	3.3V	24AA025E48T-I/OT, HYM8563TS, FUSB302MPX
I2C7	1.8V	Codec, M0
I2C8	3.3V /1.8V	M1/M2/M4

PWM0	3.3V /1.8V	M1/M2	PWM9	3.3V	M0
PWM1	3.3V /1.8V	M1/M2	PWM10	3.3V	M0
PWM2	3.3V /1.8V	M0/M1/M2	PWM11	3.3V	M0/M1/M3
PWM3	3.3V	M0/M1/M3	PWM12	3.3V	M0/M1
PWM4	3.3V /1.8V	M1/M0	PWM13	3.3V	M0/M1/M2
PWM5	3.3V /1.8V	M1/M2	PWM14	3.3V	M0/M2
PWM6	1.8V	M2	PWM15	3.3V	M0/M1/M3
PWM7	1.8V	M3			
PWM8	3.3V	M0/M2			

SPI0	3.3V	M2
SPI1	3.3V /1.8V	M0/M1
SPI2	/	NC
SPI3	/	NC
SPI4	3.3V	M1/M2

I2S0	1.8V	ALC5616 Codec
I2S1	3.3V	M0
I2S2	3.3V /1.8V	M0/M1
I2S3	3.3V	YES

CAN0	/	NC
CAN1	3.3V	M0
CAN2	3.3V	M1

SPDIF0	3.3V	M0/M1
SPDIF1	3.3V	M0

SDIO	3.3V /1.8V	M0/M1
------	------------	-------

Pinout

VDD_DCIN	5-20VDC Power input, 20W max
BOOT_SARADC_IN0	Pull low to enter USB Maskrom Mode
SARADC_VIN6_HW_ID2	for Carrier Board ID
PWRON_L	Connect to PowerKey
RESET_L	RESET input to RK3588 and PMIC
PMIC_EXT_EN_OUT	Control the power of carrier board
VDC_MODE	Keep float: power up immediately after VDD_DCIN is powered Short to GND: power up after PowerKey is pressed

