CS:APP Chapter 4 Computer Architecture

Sequential Implementation

Randal E. Bryant adapted by Jason Fritts

http://csapp.cs.cmu.edu

Hardware Architecture - using Y86 ISA

For learning aspects of hardware architecture design, we'll be using the Y86 ISA

- x86 is a CISC language
 - too complex for educational purposes


Y86 Instruction Set Architecture

- a pseudo-language based on x86 (IA-32)
- similar state, but simpler set of instructions
- simpler instruction formats and addressing modes
- more RISC-like ISA than IA-32

Format

- 1-6 bytes of information read from memory
 - can determine instruction length from first byte


Y86 Instruction Set #3



Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



Datapath Implements the Fetch-Decode-Execute Cycle

Fetch


- Fetch next instruction to be executed from memory
 - PC holds the address of the next instruction to be executed

Decode

- Decode instruction, and send control signals to parts of datapath
 - Instr code and func code identify what instruction to execute
 - Reg IDs identify what regs to read/write
 - Immediates indicate what mem addr and/or nonregister values to use
- Read register values from reg file

Execute

- Perform specified operation on the data
- Save results in register or memory
- Update the PC




SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter



SEQ Stages

Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory


Read or write data

Write Back


Write program registers

PC

Update program counter



Instruction Decoding



Instruction Format

Instruction byte icode:ifun

Optional register byte rA:rB

Optional constant word valC

Executing Arith./Logical Operation

OP1 rA, rB 6 fn rA rB

Fetch

Read 2 bytes

Decode

Read operand registers

Execute

- Perform operation
- Set condition codes

Memory

Do nothing

Write back

Update register

PC Update

■ Increment PC by 2

Stage Computation: Arith/Log. Ops

OPI rA, rB
icode:ifun ← M₁[PC]
rA:rB ← M₁[PC+1]
valP ← PC+2
valA ← R[rA]
valB ← R[rB]
valE ← valB OP valA
Set CC
R[rB] ← valE
PC ← valP

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing rmmovl

rmmovl rA, D(rB) 4 0 rA rB D

Fetch

Read 6 bytes

Decode

Read operand registers

Execute

■ Compute effective address

Memory

Write to memory

Write back

Do nothing

PC Update

■ Increment PC by 6

Stage Computation: rmmovl

	rmmovl rA, D(rB)
	icode:ifun ← M₁[PC]
Fetch	$rA:rB \leftarrow M_1[PC+1]$
l etcii	valC ← M ₄ [PC+2]
	valP ← PC+6
Decode	valA ← R[rA]
Decode	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M₄[valE] ← valA
Write	
back	
PC update	PC ← valP

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

Write value to memory

Update PC

Use ALU for address computation

Executing popl

popl rA b 0 rA F

Fetch

Read 2 bytes

Decode

Read stack pointer

Execute

Increment stack pointer by 4

Memory

Read from old stack pointer

Write back

- Update stack pointer
- Write result to register

PC Update

■ Increment PC by 2

Stage Computation: popl

	popl rA	
	icode:ifun ← M₁[PC]	
Fetch	rA:rB ← M₁[PC+1]	
	valP ← PC+2	
Decode	valA ← R[%esp]	
Decode	valB ← R [%esp]	
Execute	valE ← valB + 4	
Memory	valM ← M ₄ [valA]	
Write	R[%esp] ← valE	
back	R[rA] ← valM	
PC update	PC ← valP	


Read instruction byte Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Executing Jumps



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Do nothing

Execute

 Determine whether to take branch based on jump condition and condition codes

Memory

Do nothing

Write back

Do nothing

PC Update

 Set PC to Dest if branch taken or to incremented PC if not branch


- 20 - CS:APP2e

Stage Computation: Jumps

	jXX Dest	
	icode:ifun ← M₁[PC]	Read instruction byte
Fetch	valC ← M₄[PC+1] valP ← PC+5	Read destination address Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Read stack pointer

Execute

Decrement stack pointer by

Memory

Write incremented PC to new value of stack pointer

Write back

Update stack pointer

PC Update

Set PC to Dest

Stage Computation: call

	call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$	
Decode	valB ← R[%esp]	
Execute	valE ← valB + -4	
Memory	M₄[valE] ← valP	
Write	R[%esp] ← valE	
back		
PC update	PC ← valC	

Read instruction byte

Read destination address
Compute return point

Read stack pointer


Decrement stack pointer

Write return value on stack Update stack pointer

Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Executing ret



Fetch

Read 1 byte

Decode

Read stack pointer

Execute

Increment stack pointer by 4

Memory

Read return address from old stack pointer

Write back

Update stack pointer

PC Update

Set PC to return address

Stage Computation: ret

	ret	
Fetch	icode:ifun ← M₁[PC]	
Decode	valA ← R[%esp] valB ← R[%esp]	
Execute	valE ← valB + 4	
Memory	valM ← M ₄ [valA]	
Write	R[%esp] ← valE	
back		
PC update	PC ← valM	

Read instruction byte

Read operand stack pointer Read operand stack pointer Increment stack pointer

Read return address Update stack pointer

Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

		OPI rA, rB
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	$rA:rB \leftarrow M_1[PC+1]$
rettii	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
Decode	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Execute	Cond code	Set CC
Memory	valM	
Write	dstE	R[rB] ← valE
back	dstM	
PC update	PC	PC ← valP

Read instruction byte Read register byte [Read constant word] **Compute next PC Read operand A** Read operand B **Perform ALU operation Set condition code register** [Memory read/write] Write back ALU result [Write back memory result] **Update PC**

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

		call Dest
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	
retcii	valC	valC ← M₄[PC+1]
	valP	valP ← PC+5
Decode	valA, srcA	
Decode	valB, srcB	valB ← R[%esp]
Execute	valE	valE ← valB + -4
Lxecute	Cond code	
Memory	valM	M₄[valE] ← valP
Write	dstE	R[%esp] ← valE
back	dstM	
PC update	PC	PC ← valC

Read instruction byte [Read register byte] Read constant word **Compute next PC** [Read operand A] Read operand B **Perform ALU operation** [Set condition code reg.] [Memory read/write] [Write back ALU result] Write back memory result **Update PC**

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computed Values

Fetch

icode Instruction code

ifun Instruction function

rA Instr. Register A

rB Instr. Register B

valC Instruction constant

valP Incremented PC

Decode

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

Execute

valE ALU result


■ Cnd Branch/move flag

Memory

valM Value from memory

CS:APP2e

Y86 Instruction Set



SEQ Stages

Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory


Read or write data

Write Back

Write program registers

PC


Update program counter




SEQ Hardware

Key

- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines:4-8 bit values
- Dotted lines: 1-bit values




- 31 - CS:APP2e



- PC: Register containing PC
- Instruction memory: Read 6 bytes (PC to PC+5)
 - Signal invalid address
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

CS:APP2e



- Instr. Valid: Is this instruction valid?
- icode, ifun: Generate no-op if invalid address
- Need regids: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?

Decode Logic

Register File


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)

Control Logic

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses

Signals

- Cnd: Indicate whether or not to perform conditional move
 - Computed in Execute stage



A Source

	OPI rA, rB	
Decode	valA ← R[rA]	Read operand A
	cmovXX rA, rB	
Decode	valA ← R[rA]	Read operand A
	rmmovl rA, D(rB)	
Decode	valA ← R[rA]	Read operand A
	popl rA	
Decode	valA ← R[%esp]	Read stack pointer
	jXX Dest	
Decode		No operand
	call Dest	
Decode		No operand
	ret	
Decode	valA ← R[%esp]	Read stack pointer

E Desti- Nation

	OPI rA, rB	
Write-back	R[rB] ← valE	Write back result
	VV	
	cmovXX rA, rB	Conditionally write
Write-back	R[rB] ← valE	back result
	1 #A D(#B)	
	rmmovl rA, D(rB)	
Write-back		None
	_	
	popl rA	
Write-back	R[%esp] ← valE	Update stack pointer
	jXX Dest	
	JAA Dest	
Write-back		None
	call Dest	
	Call Desi	
Write-back	R[%esp] ← valE	Update stack pointer
	ret	
Write-back	R[%esp] ← valE	Update stack pointer

- 36 - CS:APP2e


Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- cond
 - Computes conditional jump/move flag

Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?





	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	movXX rA, rB	
Execute	valE ← 0 + valA	Pass valA through ALU
	rmmovl rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	7
Execute	valE ← valB + -4	Decrement stack pointer
	ret	_]
Execute	valE ← valB + 4	Increment stack pointer

Selects source value based on icode

- 38 - CS:APP2e

ALU

	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	movXX rA, rB	
Execute	valE ← 0 + valA	Pass valA through ALU
	rmmovl rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	valE ← valB + -4	Decrement stack pointer
	ret	
Execute	valE ← valB + 4	Increment stack pointer

- Selects arithmetic operation based on ifun
 Non-arithmetic instructions use addition circuit

CS:APP2e -39-


Memory Logic

Memory

Reads or writes memory word

Control Logic


- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



Instruction Status

Control Logic

- Have all possible status conditions after memory stage
- stat: What is instruction status?



– 41 – CS:APP2e

Memory Address

	OPI rA, rB	
Memory		No operation
		_ _
	rmmovl rA, D(rB)	
Memory	M₄[valE] ← valA	Write value to memory
		٦
	popl rA	
Memory	$valM \leftarrow M_4[valA]$	Read from stack
	jXX Dest	7
Memory	par 2 oct	No operation
	call Dest	
Memory	$M_4[valE] \leftarrow valP$	Write return value on stack
		٦
	ret	
Memory	$valM \leftarrow M_4[valA]$	Read return address

- Memory moves compute destination D + rB in ALU
- Call, ret, push, and pop compute destination from %esp


Memory Read

		_
	OPI rA, rB	
Memory		No operation
	1 rA D(rD)	- 1
	rmmovl rA, D(rB)	
Memory	M₄[valE] ← valA	Write value to memory
	1 wA]
	popl rA	
Memory	valM ← M ₄ [valA]	Read from stack
	:VV Doot]
	jXX Dest	
Memory		No operation
	_	1
	call Dest	
Memory	M ₄ [valE] ← valP	Write return value on stack
		1
	ret	
Memory	valM ← M ₄ [valA]	Read return address
	-	

PC Update Logic

New PC

Select next value of PC



– 44 – CS:APP2e

PC Update


		_
	OPI rA, rB	
PC update	PC ← valP	Update PC
	rmmovl rA, D(rB)	
PC update	PC ← valP	Update PC
	popl rA	
PC update	PC ← valP	Update PC
	jXX Dest	
PC update	PC ← Cnd ? valC : valP	Update PC
	call Dest	
PC update	PC ← valC	Set PC to destination
	ret	
PC update	PC ← valM	Set PC to return address
		•

- valP always contains PC + (size of current instruction)
- call and jXX take destination as constant from instruction
- ret takes destination from memory (the stack)

SEQ Hardware

Putting it together:

- Each stage designed around a set of inputs and outputs
- Set of inputs and outputs derived from functional specification of instructions
- As long as each stage respects the specification, all stages work together
- One complete "revolution" each clock cycle



CS:APP2e

SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Slow
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Individual hardware units only active for fraction of cycle