

### The yPU System

#### "Doing for Embedding processing what the Arduino did for Microprocessing"

If you have ever wished for "the perfect microprocessor Chip", this is it.

Imagine if you could custom configure a microprocessor to have the EXACT cpu and peripherals that you need for a particular application?

This becomes possible with the yPU. How?

By using an FPGA and embedding the exact CPU and components that you need.

But learning FPGA's is complicated... but not anymore, with the SoC construction kit you can configure **your MPU** (yPU) to your exact specifications.


When you design is ready for mass production, you can go from FPGA to ASIC easily using the FPGA Hardcopy Service.

#### yPU is "Your" Microprocessor...


- Have you ever been working on a project and got to a point and just needed one more PWM, or two more DAC's, wish that you could delete the timers you don't need and replace them with some other interface?
- Have you ever wished you could get into FPGA's but the thought of learning Verilog or VHDL is just too daunting?
- Have you wished that you could get into embedding processors into an FPGA and perhaps even producing a custom ASIC chip for your product?
- All these things and more are made easy with the yPU SoC construction Kit.

vPU SoC Constructor

- Design and Build your MPU using simple drag and drop user interface
  - Use SoC constructor to drag and drop the desired components to your design
  - Drag components from the Resource palette and drop them on the you SoC
  - Up to 32 components can be populated on the current version of yPU
  - Then Generate and Compile your SoC MPU




•Once your MPU Has been Generated, download the configurationinto the yPU development module and it assumes the characteristics you have selected.






 Now that your MPU is configured the way you desire, use the yPU IDE to develop your code using C or Arduino Sketch.

yPU Integrated Development Environment






 Once you are happy with your MPU Design, if you want to take it to that next level and go into large scale production, that is possible using the FPGA Hardcopy service

yPU Development Module

yPU ASIC "Hardcopy"

#### With yPU SoC Constructor...

- There is NO need to know any Verilog or VHDL...
- Simply pick the desired resource modules from the resource pallete...
- Once you have just the right set of components for your application...
- Then just click on the "Generate SoC" button and your Custom SoC will be generated in just a couple of minutes...



#### yPU Integrated Development Environment

The SoC Constructor will automatically generate a skeleton C Code Project with the appropriate drivers and stub code to get you started, the code is based on the Arduino Sketch type structure...

The yPU IDE (Integrated Development Environment) allows you to perfect and compile your code...


Once your code is ready to test, just click on the Project Menu and pick the Programmer or Special Fterminal to upload your FPGA configuration and your program...

```
File Edit Project Window Help Project Window Wi
                                                                                                                                                                                                         C:\Dev1\ypu\Src\SoC\main_application.c
                                                                                                                                                                                                                                                 - P X
                                                                                                                                                                                                                                                                                                          🕰 c:[win7ssd]
                                                                                                                                                                                                                                                           _ - X
                                  // This code is compatible with the Open Watcom C Compiler
                                  #include "sysrom c.h
                                                                                                                                                                                                                                                                                                               main application.
                                 // Global Variables
                                                                                                                                                                                                                                                                                                               makefile
                      12 Bit8u com_Out; // Global variable that defines stdout screen or COM1
                                                                                                                                                                                                                                                                                                               sysrom a.asm
                                Bit8u com_In; // Global variable that defines stdin screen or COM1
                                Bit8u debug_On; // Global variable that defines if in debug mode
                                // Internal Function prototypes:
                                static woid memcpyb (Bitl6u d segment, Bitl6u d offset, Bitl6u s segment, Bitl6u s offset, Bitl6u count);
                                static woid memcpyw(Bitl6u d segment, Bitl6u d offset, Bitl6u s segment, Bitl6u s offset, Bitl6u count);
           2
                                static bool dequeue_key(Bit8u BASESTK *scan_code, Bit8u BASESTK *ascii_code, int incr);
                                static bool enqueue key(Bit8u scan code, Bit8u ascii code);
                      27
                                // FLASH RAM SUPPORT RUNCTIONS
                      28
                               // FLASH Memory Map for M25P40 - 4Mbit Flash organized as:
                                // 524,288 bytes (8 bits each), 8 sectors (512 Kbits, 65536 bytes each), 2048 pages (256 bytes each).
                                // Each page can be individually programmed, but the sectors must be erased in their
                                // entirety before pages can be programmed. For the ROM and CFG file, this is done
                                // by erasing the 1st sector and then sending the ROM followed by config info at the same time
                                                                                                                                                                                                                                                                                                            '.c;*.h;*.asm;makefile.
                                                                                     Insert 11:00:56 08/16/2014
                                                                                                                                                                    NUM
                                                                                                                                                                                                       R1 x C1
                                                                                                                                                                                                                                                                                      C Styler
```

#### yPU Development


- Simply connect the yPU development module to you PC and run FTerminal from the IDE.
- The FPGA Configuration file can be temporarily uploaded to the yPU development module, this turns it into your custom SoC.
- It is now ready to receive your software, click on upload ROM and your program is uploaded into the yPU and executed. In both cases everything is running from within Static RAM.
- Once everything is perfected, you can program your SoC config and your software into the Flash RAM at which time the module is stand alone and will automatically boot up to your project.

FTerminal USB Terminal and Programmer



#### yPU Architecture...


- Start out with the basic SoC when you drag and drop the CPU module, this gives you the basic CPU, Flash RAM and USB Comm port to get started.
- From there, the Wishbone bus provides the framework to build upon using standardized open source IP (Intellectual Property) cores available from the opencores.org web site or from the yPU web site.
- Or add custom cores of your own.



#### yPU Architecture

Plenty of cores come with the yPU development system that include the software drivers:

- ✓ CPU's
- ✓ VGA
- Graphic LCD
- Keyboard & Mouse
- √ RS232
- Ethernet
- ✓ SPI
- Sound
- Timer
- √ GPIO
- ✓ PWM
- And many more
- ٧ ...



#### yPU Summary of Advantages...

- Costs and part counts can be reduced because you can instantiate all the interfaces you need directly onto the FPGA without external chips or interfaces
- The GUI SoC Constructor Kit minimizes the effort involved with developing the FPGA embedded processor and interface cores.
- Get all the benefits of FPGA development without the effort and frustration and high development costs.
- Path to "Hardcopy" ASIC for mass production later means you can go big FAST.
- Or, re-use the Development module endlessly using the reprogrammable FLASH Configuration RAM, perfect for the inventor who does not want to stock piles of chips and parts.

### yPU Extensibility

- Future development may include additional CPU's, possibly even multiple CPU cores
- Since the cores are based on cores available from http://opencores.org/ and are based on the Wishbone Bus, the user can develop their own custom cores and link them into the SoC Constructor.
- Using the Altera Quartus software, additional cores can be developed using Schematic input, the user can draw a schematic using standard TTL gates and import that into their project using the SoC Constructor.


#### yPU proof of concept Prototype

Photo to the right shows a working "Proof of Concept" prototype that has been developed using a low cost Altera Cyclone III FPGA.


The prototype unit is 2.5 x 3.5 x .25 inches.

The goal of the project is to shrink it to a module that is the same form factor as a standard 48 pin DIP IC with .1" pin spacing.







### yPU Detailed Schematic Diagram



### yPU PCB and Photo's





### Thank You for your attention.