Skip to content
View duranser's full-sized avatar

Block or report duranser

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. vga_interface vga_interface Public

    VGA Interface for Nexsys A7

    Tcl 4

  2. i2c_interface i2c_interface Public

    Generic I2C Communication Protocol

    Verilog 1

  3. FIFO FIFO Public

    Block RAM-based FIFO for Xilinx FPGAs

    Verilog

  4. duranser duranser Public

  5. FSRCNN FSRCNN Public

    Fast Super-Resolution Convolutional Neural Networks (FSRCNN) based on PyTorch

    Python

  6. SRCNN SRCNN Public

    Super-Resolution Convolutional Neural Networks (SRCNN) based on PyTorch

    Python