Skip to content

A RISC-V 32bit processor implementation with a minimal set of Instructions.

License

Notifications You must be signed in to change notification settings

edilcn/fpga-riscv32-minimal

Repository files navigation

RISC-V 32bit

This is a Final assessment for the lecture of EEL 510389 – Digital Systems and Reconfigurable Devices, by Prof. Dr. Eduardo Augusto Bezerra

More details soon!

About

A RISC-V 32bit processor implementation with a minimal set of Instructions.

Topics

Resources

License

Stars

Watchers

Forks

Packages

No packages published