final-exam-0f4al #101 Page 1 of 23



UNIVERSITY OF TORONTO FACULTY OF APPLIED SCIENCE AND ENGINEERING

ECE253F – Digital and Computer Systems Final Examination

December 12, 2022 2:00pm - 4:30pm Duration: 150 minutes

Examiners: Profs. N. Enright Jerger and M. Jeffrey

<u> </u>	l	<u> </u>	<u> </u>	<u> </u>	I	I	L	<u> </u>	L	<u> </u>	1	L	 L	L
Last	name													
					<u> </u>		<u> </u>	<u> </u>	T		Ī	1]	<u> </u>
Stud	ent I	D nur	mber											
							l			ĺ				

Please enter your name and student number in the spaces provided above as it appears on Quercus. It is important that your name exactly match the Quercus gradebook.

Exam Type D: Examiner specified aids: One single sheet of letter size paper (8.5 x 11 inch), both sides may be used.

Calculator Type 4: No calculators or other electronic devices are allowed.

All questions are to be answered on the examination paper. Your answer **MUST** be fully contained on the same page as the question. **Any material written on the back of each page will be ignored.** Exams will be scanned – please write clearly in **pen or dark pencil**.

Please state any assumptions you make when answering a question.

The number of marks for each question are indicated. The exam has 23 pages, including this one.

												Total
5	6	12	3	8	13	8	13	10	12	16	4	110

final-exam-0f4al
#101 Page 2 of 23



Question 1 [5 Marks]

[2 marks] (a) Fill in the following table with the appropriate number conversions. If there is no possible answer, explain why.

Decimal	8-bit 2's complement
-57	1)
2)	1111 1010

You may use the space below for your calculations. Please indicate which part you are solving by writing the corresponding number from the boxes above.

[3 marks] (b) In class, you learned how to convert between decimal (base 10), binary (base 2) and hexadecimal (base 16) for signed numbers. Using the methods taught to you, this question asks you to convert to/from octal (base 8).

- (a) Convert $(17)_{10}$ to Octal
- (b) Convert (1100111)₂ to Octal
- (c) Convert $(23)_8$ to decimal

final-exam-0f4a1
#101 Page 3 of 23



Question 2 [6 Marks]

[3 marks] (a) For the K-map given below, derive the minimum-cost cover as a **sum-of-products expression**. 'X' in the K-map indicates a "don't care".

ab cd	00	01	11	10	
00	1	1	0	0	
01	Х	Х	1	1	-
11	1	1	1	0	
10	1	0	Х	0	-

[3 marks] (b) For the K-map given below, derive the minimum-cost cover as a **product-of-sums expression**. 'X' in the K-map indicates a "don't care".

ab cd	00	01	11	10
00	Χ	0	Х	0
01	1	Х	1	х
11	1	1	0	1
10	0	Х	0	Х

final-exam-0f4a1
#101 Page 4 of 23




Question 3 [12 Marks]

Consider the following RISC-V assembly language code with memory addresses shown for every instruction or data word.

		.text .global _start
0x00000100	etart.	la s0, U
0x00000100	_Start.	
		lw a0, 0(s0)
0x00000108		jal HELLO
0x0000010C		sw a0, 0(s0)
0x00000110		ebreak
0x00000114	HELLO:	mv t0, $zero # t0 = 0$
0x00000118		mv t1, a0
0x0000011C		mv t2, zero
0x00000120	LOOP:	beqz t1, BYE
0x00000124		lw t2, 4(t1)
0x00000128		sw t0, 4(t1)
0x0000012C		mv t0, t1
0x00000130		mv t1, t2
0x00000134		j LOOP
0x00000138	BYE:	mv a0, t0
0x0000013C	212.	jr ra
		J. 14
• • •		.data
000000000	**	
0x0000020C		.word V
0x00000210	V:	.word 2, W
0x00000218	W:	.word 4, X
0x00000220	X:	.word 5, 0

[3 marks]

(a) Suppose this program is executed on a RISC-V processor. What are the values of the RISC-V registers shown below the first time the code reaches the instruction at address 0x134? Provide numeric values and specify the number format.



final-exam-0f4a1
#101 Page 5 of 23



[7 marks] (b) What are the values in memory at the following addresses when the code reaches the instruction at 0x110? Provide numeric values and specify the number format.

Memory address	Value of 4-byte word
0x0000020C	
0×00000210	
0x00000214	
0x00000218	
0x0000021C	
0×00000220	
0×00000224	

[2 marks] (c) What does this code "do" at a high level? That is, describe what is stored in U after running the program.

final-exam-0f4al #101 Page 6 of 23



Question 4 [3 Marks]

The following segment of RISC-V assembly code has an error. Rewrite the code, retaining its functionality, but fixing the error. You do not know LIBROUTINE's implementation details, but it is implemented correctly.

```
addi t1, s6, 3
add a0, zero, s2
jal LIBROUTINE
add a0, t1, a0
jal putchar  # Prints the least significant byte of its argument
...  # to STDOUT as an ASCII character
```

- (a) Briefly explain the error.
- (b) Rewrite the code, retaining its functionality, but fixing the error.

final-exam-0f4a1
#101 Page 7 of 23



Question 5 [8 Marks]

On the next page, write a RISC-V assembly language subroutine that implements the recursive Euclidean algorithm to compute the greatest common divisor (GCD) of two integers. The mathematical representation is shown below on the left, while a C implementation is on the right.

```
\gcd(x,y) = \begin{cases} x & \text{if } y = 0 \\ \gcd(y, \operatorname{remainder}(x,y)) & \text{if } y > 0 \end{cases} \qquad \begin{array}{l} \operatorname{int \ GCD \ (int \ X, \ int \ Y) \ \{} \\ \operatorname{if \ } (Y == 0) \\ \operatorname{return \ } X; \\ \operatorname{else} \\ \operatorname{return \ } \operatorname{GCD \ } (Y, \ X \ \% \ Y); \\ \} \end{cases}
```

Your subroutine must be recursive.

You must also provide a main program that calls your GCD subroutine. The values of the arguments X and Y should be loaded from a memory locations with labels X and Y, and passed to your subroutine. Put the GCD of X and Y in s3 after the call. Assume that X and $Y \ge 0$. A skeleton has been provided for you to fill in on the next page. (Hint: the RISC-V assembly for s3=s1%s2 is rem s3,s1,s2.)

final-exam-0f4al #101 Page 8 of 23



Question 5 continued ...

.data
X: .word 21
Y: .word 12
 .text
.global _start
_start:

GCD:

final-exam-0f4a1
#101 Page 9 of 23



Question 6 [13 Marks]

In this question, you must design a pop count circuit. This circuit takes a 4-bit binary number and counts the number of ones in it. You must do this using a 4-bit shift register and an adder. Each cycle, you must shift 1 bit out of your shift register to add to your current total. The current total must be stored in a result register. Your circuit must meet the following requirements:

- The shift register must have a parallel load feature for setting a new value
- Your circuit must use a synchronous, active high reset.
- You may assume that the circuit will be reset before every new input.

[1 mark] (a) How many bits should your result register be?

[4 marks] (b) Draw a block diagram for your circuit. Your diagram should only use basic circuit elements (e.g., gates, muxes, flip-flops, adders). Use the input and output names provided in the module signature in part (c) on the next page. Be sure to indicate the bit widths of all the signals in your diagram.

final-exam-0f4al #101 Page 10 of 23



[8 marks]


(c) Complete the following System Verilog module to implement the described circuit. Be sure to specify the signal width of result.

final-exam-0f4al #101 Page 11 of 23



Question 7 [8 Marks]

In this question, you must write the appropriate ModelSim commands to create the waveform shown below:



Complete the following .do file to generate the waveform from time t = 0ns to t = 15ns.

```
vlib work
vlog question6.sv
vsim question6
log {/*}
add wave {/*}
```

[4 marks]

(a) Write just **one line each** to create the signals *b* and *c*. Using more than one line for each signal will get 0 marks.

[4 marks]

(b) Write the commands to create the signals *a* and *d*. You must use the minimum number of commands to get full marks. Unnecessary commands will be penalized.


final-exam-0f4al #101 Page 12 of 23



Question 8 [13 Marks]

[3 marks]

- (a) Design the state transition diagram for a finite state machine with one input w and one output X. If w has been 1 for at least two consecutive cycles, X should be 1 the next cycle. Otherwise X should be 0 the next cycle.
 - Use as few states as possible. Partial marks are awarded for correct solutions with more states than necessary. Consider drafting your diagram on a scratch page first.




final-exam-0f4al #101 Page 13 of 23



[10 marks]

(b) Design the state transition diagram for a finite state machine with one input w and two outputs X and Y. If w has been 1 for at least two consecutive cycles, X should be 1 the next cycle. Otherwise X should be 0 the next cycle. If w has been 1 for at least two cycles altogether (not necessarily consecutively), Y should be 1 the next cycle. Otherwise Y should be 0 the next cycle. For example, Y should be 1 and stay 1 after sequences of w values such as 1,0,1 or 1,1 but not 0,1,0.

Use as few states as possible. Partial marks are awarded for correct solutions with more states than necessary. Consider drafting your diagram on a scratch page first.



final-exam-0f4al #101 Page 14 of 23



Question 9 [10 Marks]

[6 marks]

(a) Use Boolean algebra to express $f(x, y, z) = \overline{(x+y)(\bar{x}+z)}$ as a **product of maxterms**. For full marks, show your work and state the theorems used. If you do not know the theorem name, write the simplified form (e.g., x + x = x).

final-exam-0f4al #101 Page 15 of 23



[4 marks]

(b) Use Boolean algebra to derive a minimal sum-of-products expression for

$$f(w, x, y, z) = \overline{\overline{y}\overline{z}} + (w + \overline{x})(\overline{y} + z).$$

For full marks, show your work and state the theorems used. If you do not know the theorem name, write the simplified form (e.g., x + x = x).

final-exam-0f4al #101 Page 16 of 23




Question 10 [12 Marks]

The control and datapath from Lab 6 have been expanded to implement:

$$result = \frac{-b + \sqrt{b^2 - 4ac}}{2a}$$

- The ALU can perform the following functions with alu_op codes in parenthesis: Add (000), Subtract (001), Multiplication (010), Square Root (011) and Division (100).
- The square root has only one input. That input should come come from the alu_select_a mux.
- The input to the square root will always be a positive number.
- Overflow will never occur.
- Inputs will be such that only integer results can be obtained.
- Each register holds an 8-bit signed value.
- Initially, registers a, b, and c hold the inputs to the function. Once those initial values have been used, all registers (a, b, c, x) can be used to store partial results. The result register (R_R) should only be updated with the final result.
- When the final result is ready in the register, the result_valid signal should be set.

If you would like to use any constants in your solution, you can add them to the extra inputs to the alu_select_a mux. Clearly label them.



On the next page, fill in the table of control signals and register values. Assume that registers a, b, and c have already been loaded with their input values (shown in the column marked "0"), so the computation will start in Cycle 1. Add comments as necessary to help the marker understand your implementation. The table may contain more columns than needed.

final-exam-0f4al #101 Page 17 of 23



[4 marks]

(a) First, indicate what calculation is performed in each cycle.

Cycle #	Calculation performed
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	

[8 marks]

(b) Fill in the table of control signals and register values below. Each column represents a cycle.

	0	1	2	3	4	5	6	7	8	9	10	11
R_A	1											
R_B	4											
R_C	3											
R_X	0											
R_R	0											
ld_a												
ld_b												
ld_c												
ld_x												
ld_r												
ld_alu_out												
alu_select_a												
alu_select_b												
alu_op												
result_valid												

final-exam-0f4al #101 Page 18 of 23



Question 11 [16 Marks]

You are to write assembly code that polls the keyboard and lights up LEDs based on the key that is pressed. Your code should start with 0 LEDs on and light LEDs starting from LED0 to LED9. Pressing a key 1-3 should turn on that many more LEDs. For example, if 1 is pressed, 1 more LED must turn on. If 2 is pressed, 2 more LEDs must turn on. If 3 is pressed, 3 more LEDs must turn on. If any other key is pressed, turn off all LEDs. Once all 10 LEDs are on, they should be turned off on the next key press regardless of what key is pressed.

The ASCII code for 1 is 0x50, 2 is 0x51, 3 is 0x52.

The I/Os have the following memory map information:

Keyboard

- (a) The ASCII code for the key is written to the Receiver Data register. This register is located in the lowest 8-bits of memory location 0xffff0004).
- (b) The Ready bit is set to 1 in the Receiver Control register, which is the least significant bit of memory location 0xffff0000. The Ready bit is automatically reset to 0 when you read the Receiver Data register using a lw instruction.

LEDs

- (a) The system has 10 LEDs located at 0xffff8000. The lowest bit is LED0, the next bit is LED1, etc.
- (b) A 1 is written to the corresponding LED to turn it on.

The following code is provided to get you started.

```
.data
KEYBOARD: .word 0xFFFF0000
LEDS: .word 0xFFFF8000

.text
.global _start
_start:
```

final-exam-0f4a1 #101 Page 19 of 23



Question 11 continued ...

final-exam-0f4al #101 Page 20 of 23



Question 11 continued ...


final-exam-0f4a1

#101 Page 21 of 23



Question 12 [4 Marks]

Given the following circuit:



With the following timing values:

$$t_{gate}$$
 | 1 ns + 0.2 × number of inputs t_{su} | 0.5ns t_{cq} | 1 ns t_{hold} | 0.7ns

- (a) Assuming there is no clock skew, what is the maximum operating frequency at which this circuit will operate correctly?
- (b) Calculate the value for t_{skew} (shown as Δ in the figure), at which a hold time violation will occur.

final-exam-0f4a1 #101 Page 22 of 23



This page is intentionally left blank. You may use it as scratch to solve exam problems but please be sure to write your answers in the spaces provided for each question. You must submit this page with your exam.

final-exam-0f4a1 #101 Page 23 of 23



This page is intentionally left blank. You may use it as scratch to solve exam problems but please be sure to write your answers in the spaces provided for each question. You must submit this page with your exam.