# UNIVERSITY OF TORONTO FACULTY OF APPLIED SCIENCE AND ENGINEERING

# ECE253F – Digital and Computer Systems Midterm Examination

October 12, 2023 9:10am - 10:40am Duration: 90 minutes

Examiners: Profs. N. Enright Jerger and M. Jeffrey

Please enter your name and student number in the spaces provided above as it appears on Quercus. It is important that your name exactly match the Quercus gradebook.

**Exam Type D:** Examiner specified aids: One single sheet of letter size paper (8.5 x 11 inch), both sides may be used.

**Calculator Type 4:** No calculators or other electronic devices are allowed.

All questions are to be answered on the examination paper. Your answer **MUST** be fully contained on the same page as the question. **Any material written on the back of each page will be ignored.** 

Please state any assumptions you make when answering a question.

The number of marks for each question are indicated. The exam has 15 pages, including this one.

Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Total
5	8	10	4	3	8	7	8	53

#### **Question 1** [5 Marks]

[3 marks] (a) Assuming that all numbers given below are unsigned integers, fill in the following table with the appropriate number conversions:

9-bit binary	decimal	hexadecimal
100110001	305	0x131
110011100	412	0x19C
010101101	173	AD

[2 marks] (b) Convert decimal 51200 to octal (base 8).  $\frac{(144000)_8}{}$ 

$$51200 = 512 \times 100$$

$$= 2^{9} \times (1 \times 8^{2} + 4 \times 8^{1} + 4 \times 8^{0})$$

$$= 8^{3} \times (1 \times 8^{2} + 4 \times 8^{1} + 4 \times 8^{0})$$

$$= 1 \times 8^{5} + 4 \times 8^{4} + 4 \times 8^{3} + 0 \times 8^{2} + 0 \times 8^{1} + 0 \times 8^{0}$$

## **Question 2** [8 Marks]

Use Boolean algebra to minimize the following function into sum-of-products (SOP) form:

$$f = \overline{wx\bar{y}z + (w\bar{x} + y)\bar{z}}$$

For full marks, show your work and state the theorems used. If you do not know the theorem name, write the simplified form (e.g., x + x = x). Proof 1

$f = \overline{wx\bar{y}z + w\bar{x}\bar{z} + y\bar{z}}$	Distributive Theorem	(1)
$= \overline{(wx\bar{y}z)} \cdot \overline{(w\bar{x}\bar{z})} \cdot \overline{(y\bar{z})}$	De Morgan Theorem	(2)
$= (\bar{w} + \bar{x} + y + \bar{z}) \cdot (\bar{w} + x + z) \cdot (\bar{y} + z)$	De Morgan Theorem	(3)
$= \bar{w} \cdot (\bar{w} + x + z) \cdot (\bar{y} + z)$		
$+ \bar{x} \cdot (x + \bar{w} + z) \cdot (\bar{y} + z)$		
$+y\cdot(\bar{y}+z)\cdot(\bar{w}+x+z)$	Distributive and	
$+ \bar{z} \cdot (z + \bar{y}) \cdot (\bar{w} + x + z)$	Commutative Theorems	(4)
$= \bar{w} \cdot (\bar{y} + z)$		
$+ar x\cdot(ar w+z)\cdot(ar y+z)$		
$+ y \cdot z \cdot (\bar{w} + x + z)$	Covering and	
$+ar{z}\cdotar{y}\cdot(ar{w}+x)$	Absorption Theorems	(5)
$= \bar{w}\bar{y} + \bar{w}z$		
$+\; \bar{w}\bar{x}\bar{y} + \bar{w}\bar{x}z + \bar{x}\bar{y}z + \bar{x}z$		
+yz	Commutative and	
$+$ $\bar{w}\bar{y}\bar{z} + x\bar{y}\bar{z}$	Covering Theorems	(6)
$= \bar{w}\bar{y} + \bar{w}z + \bar{x}\bar{y}z + \bar{x}z + yz$	Covering Theorem	(7)
$= x\bar{y}\bar{z} + \bar{w}\bar{y} + yz + \bar{x}z$	Consensus Theorem	(8)

## Question 2 continued ...

#### Proof 2

$f=\overline{wxar{y}z+war{x}ar{z}+yar{z}}$
$= \overline{(wx\bar{y}z)} \cdot \overline{(w\bar{x}\bar{z})} \cdot \overline{(y\bar{z})}$
$= (\bar{w} + \bar{x} + y + \bar{z}) \cdot (\bar{w} + x + z) \cdot (\bar{y} + z)$
$= (\bar{w} + x + z) \cdot (\bar{w} + \bar{x} + \bar{z} + y) \cdot \bar{y}$
$+(\bar{w}+\bar{x}+y+\bar{z})\cdot(\bar{w}+x+z)\cdot z$
$= (\bar{w} + x + z) \cdot (\bar{w} + \bar{x} + \bar{z}) \cdot \bar{y}$
$+\left(\bar{w}+\bar{x}+y+\bar{z}\right)\cdot z$
$= (\bar{w} + (x+z) \cdot (\bar{x} + \bar{z})) \cdot \bar{y}$
$+\left( ar{w}+ar{x}+y ight) \cdot z$
$= \bar{w}\bar{y} + \bar{x}z\bar{y} + x\bar{y}\bar{z}$
$+$ $\bar{w}z$ $+$ $\bar{x}z$ $+$ $yz$
$= \bar{w}\bar{y} + x\bar{y}\bar{z} + \bar{w}z + \bar{x}z + yz$
$= x\bar{y}\bar{z} + \bar{w}\bar{y} + yz + \bar{x}z$


Distributive Theorem
De Morgan Theorem
De Morgan Theorem
Distributive and
Commutative Theorem
Absorption and
Covering Theorem
Distributive and
Absorption Theorem  $x\cdot \bar{x}=0$  and
Distributive Theorem
Covering Theorem
Covering Theorem

#### Question 3 [10 Marks]

A Machine Intelligence upper year is excited about Binary Neural Networks, which replace expensive multiplications with cheap 2-input XNOR operations. XNOR inverts the output of XOR.

[6 marks]

(a) Building on your Lab 1 experience with 7400-series chips, help them out: implement the logic function f(a,b) = a XNOR b by drawing a schematic of as many connected 7400 (i.e., NAND) chips as you need. 4 chips are given to you; you can use more or fewer as needed. Carefully label the inputs, outputs, and VCC/GND. You must invert any variable yourself.



Five NANDs are required

$$f = a \text{ XNOR } b = \overline{a} \, \overline{\text{XOR } b} = \overline{ab} + \overline{ab} = \overline{\overline{ab} + \overline{ab}}$$

$$= \overline{\overline{(ab)} \cdot \overline{(ab)}}$$
De Morgan theorem
$$= \overline{\overline{(ab + aa)} \cdot \overline{(ab + bb)}}$$

$$= \overline{\overline{(a(b + a))} \cdot \overline{((a + b)b)}}$$
Distributive
$$= \overline{\overline{(a(ab))} \cdot \overline{((ab)b)}}$$
De Morgan

Alternatively,

$$f = a \text{ XNOR } b = \overline{a \text{ XOR } \overline{b}} = \overline{a \overline{b} + \overline{a} b}$$

$$= \overline{(a \overline{b})} \cdot \overline{(\overline{a} b)} \qquad \qquad \text{De Morgan}$$

$$= (\overline{a} + b) \cdot (a + \overline{b}) \qquad \qquad \text{Distributive and Complements}$$


$$= \overline{(ab)} \cdot \overline{(\overline{a} \overline{b})} \qquad \qquad \text{De Morgan}$$

$$= \overline{(ab)} \cdot \overline{(\overline{a} \overline{b})} \qquad \qquad \text{De Morgan}$$

$$= \overline{(ab)} \cdot \overline{(\overline{a} \overline{a} \overline{b} \overline{b})} \qquad \qquad \text{De Morgan}$$

$$= \overline{(ab)} \cdot \overline{(\overline{a} \overline{a} \overline{b} \overline{b})} \qquad \qquad x \cdot x = x$$

- [2 marks]
- (b) You have run out of 7400 chips! Draw a schematic to implement the XNOR function, f(a,b) = a XNOR b, using only 4-to-1 multiplexers.



- [2 marks]
- (c) The 4-to-1 multiplexers all exploded! Draw a schematic to implement the XNOR function, f(a,b)=a XNOR b, using only 2-to-1 multiplexers.

f = b ? a : (a ? 0 : 1)

#### **Question 4** [4 Marks]

Consider the function  $f(x_1, x_2, x_3, x_4) = \prod M(1, 4, 5, 6, 7, 8, 11, 13, 14)$  that operates on boolean variables. This is a product-of-sums notation.

[2 marks] (a) Fill in the K-map below for f.

$x_3x_4$ $x_1x$	2 00	01	11	10
00	1	0	1	0
01	0	0	0	1
11	1	0	1	0
10	1	0	0	1

[2 marks] (b) Report the cost of f in its canonical product-of-sums form, where cost is defined as the number of gates plus the number of gate inputs. Unlike in lecture, assume that inverters are free (zero cost).

$$cost = 9 \times (1+4)$$
 9 four-input OR gates  $+1+9$  1 nine-input AND gate  $=55$ 

Assuming only 2-input OR and 2-input AND gates are available:

$$cost = 9 \times 3 \times (1+2)$$
 9 sets of 3 sets of two-input OR gates  $+ 8 \times (1+2)$  8 two-input AND gates  $= 105$ 

## **Question 5** [3 Marks]

For the K-map given below, derive the minimum-cost cover as a sum of products expression. 'X' in the K-map indicates a "don't care".

ab cd X Χ

$$f(a, b, c, d) = \bar{a}b + cd + \bar{b}\bar{c}\bar{d}$$

## **Question 6** [8 Marks]


Design a 4-bit input (i[3:0]), 1-bit output (out) combinational logic circuit with the following specifications:

- Input will only be values between 1 and 12 inclusive
- Output is 1 when input is between 3 and 8 inclusive.

## [2 marks] (a) Complete the truth table for your circuit.

$i_3$	$i_2$	$i_1$	$i_0$	out
0	0	0	0	X
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
_1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
_1	1	0	0	0
1	1	0	1	X
1	1	1	0	X
_1_	1	1	1	X

[6 marks] (b) Derive a minimal implementation of this circuit using only NAND gates and inverters.




#### **Question 7** [7 Marks]

Match each of the System Verilog code snippets shown below with the equivalent circuit on the next page (A-I). Note: input and output names in the Verilog code may be different from those shown in the circuits. Each circuit may be used more than once, and logic simplification may be required.


```
(a) always_latch
     if (clock)
        out = a | (~b & b);
   Answer: A
(b) assign z = (^x) & (^y);
   Answer: E
(c) assign out = a \& b \& c;
   Answer: I
(d) logic [4:0] out;
   assign out = a[3:0] + b[3:0];
   Answer: G
(e) assign f = \tilde{s}[1] \& \tilde{s}[0] \& a | \tilde{s}[1] \& s[0] \& b |
               s[1] & ~s[0] & c | s[1] & s[0] & d;
   Answer: H
(f) assign w = (x \hat{z}) + x \hat{z}
   Answer: I
(g) always_ff @(posedge clk, posedge R)
     if (R)
        Q <= 0;
     else
        Q \ll D;
   Answer: B
```

Use these circuits to answer the questions on the previous page. Note: In (A) Ena is an Enable signal; in (B) AR is an asynchronous reset; in (C) R is a synchronous reset.



### **Question 8** [8 Marks]

Consider the circuit below:




(a) Write a Verilog for this module named Mux2DFF for this circuit. The Flip Flop has an active low asynchronous reset.

```
module Mux2DFF(input logic A, B, C, D, Clk, resetn, output logic Q);
    always_ff @ (posedge Clk, negedge resetn)

    if (!resetn)
        Q <= 1'b0;
    else
        if (B)
            Q <= 1b'1;
        else
        if (A) Q <= D;
        else Q <= C;</pre>
```

endmodule



(b) Now write a top-level System Verilog Module that implements the full circuit shown on the here and instantiates the Mux2DFF module. Connect the A, B inputs to SW 0 and 1, connect the Clk to Key0. Connect reset to Key1. Connect the Q outputs to the red LEDs. Label the figure with any additional signals you create.

```
module top(input logic [1:0] SW, KEY,
           output logic [2:0] LEDR);
// Add additional signals here and label them on the figure
  logic [2:0] Q;
  logic X1; // output of XOR
 assign LEDR = Q_i
  assign X1 = Q[1] ^ Q[2];
// Instantiate Mux2DFF -- FILL IN THE CONNECTIONS
Mux2DFF u1
  .Clk( Key[0]
  .resetn( ~Key[1]
       SW[0]
       SW[1]
  .B(
  .C(
       Q[1]
  .D(
       Q[2]
  .Q(
); // Typo in Figure -- accept both Key0 and Key[0] in solution
Mux2DFF
         u2
  .Clk(
         Key[0]
  .resetn( ~Key[1]
  .A(
       SW[0]
       SW[1]
  .B(
  .C(
       Q[2]
  .D(
       Q[0]
  .Q(
       Q[1]
);
```

```
Mux2DFF u3 (
.Clk( Key[0] ),
.resetn( Key[1] ),
.A( SW[0] ),
.B( SW[1] ),
.C( X1 ),
.D( Q[1] ),
.Q( Q[2] )
);
```

endmodule

This page has been left blank intentionally