Remove DF k-loop from SVE2 Gemm32fNT kernels - #829
Merged
Conversation
Drop the dual-vector DF unroll (for (; k + DF <= K; k += DF)) and related dual accumulators. Keep a single F-wide body loop with a masked remainder, matching NEON/AVX-512BW style and reducing register pressure on SVE. Co-authored-by: Ihar Yermalayeu <ermig1979@gmail.com>
ermig1979
marked this pull request as ready for review
August 6, 2026 13:39
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
Further improves ARM SVE/SVE2 optimizations of
SimdGemm32fNTinSimdSve2Gemm32fNT.cppon top of #827/#828.Changes
for (; k + DF <= K; k += DF)from all microkernels.c00b, etc.); keep a single F-wide body loop plus a masked remainder.Kernel6x4ntB-first /svmla(c, b, a)register-pressure layout from Refine SVE2 Gemm32fNT zero init and Kernel6x4nt A/B order #828.Test plan
./Test "-r=.." -fi=Gemm32fNT -tt=1 -ts=1-DSIMD_SVE2=ONforSimdSve2Gemm32fNT.cpp-cpu max,sve=on) Gemm32fNT AutoTest when available