



**Fall 2024**

**Selected Topics in Computer Design-CSE416s**

**Final Project**

**Adaptive Traffic Light Controller-Part A**

**Team #4**

**Members:**

<b>Name</b>	<b>Code</b>	<b>Department</b>
<b>Fares Khalaf Salman Sultan</b>	<b>2101371</b>	<b>CSE</b>
<b>Youssef Hany Elreweny</b>	<b>2101449</b>	<b>CSE</b>
<b>Ahmed Ashraf Ali</b>	<b>2100255</b>	<b>CSE</b>
<b>Youssef Ossama Sayed</b>	<b>2101240</b>	<b>CSE</b>

## ❖ Controller Specifications:

The controller is designed for use in a four-way intersection. It uses sensors readings to prioritize traffic flow dynamically. The controller operates through a finite state machine to cycle through traffic light states based on traffic conditions and timing, and an internal counter loaded with an appropriate Value based on the Traffic light.

### 1. Features:

- **Dynamic Traffic Management:** Adjusts traffic light durations based on real-time vehicle density from four directions (A, B, C, D).
- **Sequential State Transition:** Includes green, orange, and red states for each direction.
- **Sensor-Based Prioritization:** Uses sensor readings (Sa, Sb, Sc, Sd) to determine the next state.
- **Counter-Based Timing:** A configurable counter determines the duration of each traffic light state.

### 2. Inputs and Outputs:

- **Inputs:**
  - **Sa, Sb, Sc, Sd:** Two-bit signals representing traffic density in each direction (00→No cars, 01/10→Light Traffic, 11→Heavy Traffic).
  - **clk:** Clock signal.
  - **rst\_n:** Asynchronous Active-low reset signal.
- **Outputs:**
  - **Ta, Tb, Tc, Td:** Three-bit signals representing the traffic light state for directions A, B, C, and D (001 → green, 010 →orange, 100 → red).

### 3. State Description:

- **Green States (Ga, Gb, Gc, Gd):**
  - The corresponding direction has a green light.
  - Counter set to 30 seconds.
  - Transitions to orange state (Oa, Ob, Oc, Od) when the counter expires.
- **Orange States (Oa, Ob, Oc, Od):**
  - The corresponding direction has an orange light.
  - Counter set to 3 seconds.
  - Transitions to the green state of the next prioritized direction.

#### 4. Timing:

- Green light duration: 30 seconds (adjustable via `load_value`).
- Orange light duration: 3 seconds (fixed).
- Counter decrements each clock cycle.

#### 5. Priority Rules:

- The direction with the highest traffic density has priority for the next green light.
- If multiple directions have equal density, default to a fixed priority order:

$(A \rightarrow B \rightarrow C \rightarrow D).$

### ❖ Traffic Light Algorithm:

#### 1. Initialization:

1. Set **current state** to **Ga** (Direction A green).
2. Load the counter with 30 for green light duration.

#### 2. FSM Logic:

##### 1. Green States (Gx):

- Check sensor readings:
  - If the current direction (Sa, Sb, Sc, or Sd) has the highest density, remain in the green state (Gx).
- If the counter expires, transition to the corresponding orange state (Ox).

##### 2. Orange States (Ox):


- Decrement the counter.
- If the counter expires:
  - **Determine the next direction to prioritize based on sensor inputs:**
    - transition to the green state of the direction with the highest traffic density.
    - In case of ties, follow a fixed order  $(A \rightarrow B \rightarrow C \rightarrow D).$

#### 3. Output Logic:


Use the current state to determine light signals:

- In Gx: The corresponding direction is green, and others are red.
- In Ox: The corresponding direction is orange, and others are red.
- When transitioning between states, reload the counter with the appropriate value (30 for green, 3 for orange).

## ❖ System Design:



## ❖ FSM Diagram:



## ❖ RTL code:

- Traffic\_controller (FSM):

```
1  module Traffic_Controller (Sa,Sb,Sc,Sd,clk,rst_n,counter_value,Ta,Tb,Tc,Td,load_counter,load_value);
2      parameter Ga = 3'b000 ;
3      parameter Gb = 3'b001 ;
4      parameter Gc = 3'b010 ;
5      parameter Gd = 3'b011 ;
6      parameter Oa = 3'b100 ;
7      parameter Ob = 3'b101 ;
8      parameter Oc = 3'b110 ;
9      parameter Od = 3'b111 ;
10
11     input clk,rst_n;
12     input [1:0] Sa,Sb,Sc,Sd; // traffic sensors
13     input [4:0] counter_value; // internal counter value
14     output reg[2:0] Ta,Tb,Tc,Td; // traffic lights 001 -> green, 010 -> orange, 100 -> red
15     output load_counter; // load enable
16     output [4:0] load_value; // value to be loaded in the counter after a transition, 30 -> green, 3 -> orange
17
18
19     reg [2:0] current_state, next_state;
20
21     //---
22
23     // current state logic
24
25     always @(posedge clk or negedge rst_n) begin
26
27         if(!rst_n) begin
28             current_state <= Ga;
29         end
30         else begin
31             current_state <= next_state;
32         end
33     end
34
35
36     // Next state logic
37
38     always @(*) begin
39         case (current_state)
40             Ga: begin
41                 if (((Sa>Sb)&&(Sa>Sc)&&(Sa>Sd)) || counter_value !=1) begin // A is the highest priority or counter isn't finished
42                     next_state <= Ga; // remain in the same state
43                 end
44                 else begin
45                     next_state <= Oa;
46                 end // move to orange state in preparation to stop the traffic of this side
47             end
48
49             Gb: begin
50                 if (((Sb>Sa)&&(Sb>Sc)&&(Sb>Sd)) || counter_value !=1) begin // B is the highest priority or counter isn't finished
51                     next_state <= Gb; // remain in the same state
52                 end
53                 else begin
54                     next_state <= Ob;
55                 end // move to orange state in preparation to stop the traffic of this side
56             end
57
58             Gc: begin
59                 if (((Sc>Sa)&&(Sc>Sb)&&(Sc>Sd)) || counter_value !=1) begin // C is the highest priority or counter isn't finished
60                     next_state <= Gc; // remain in the same state
61                 end
62                 else begin
63                     next_state <= Oc;
64                 end // move to orange state in preparation to stop the traffic of this side
65             end
66
67             Gd: begin
68                 if (((Sd>Sa)&&(Sd>Sb)&&(Sd>Sc)) || counter_value !=1) begin // D is the highest priority or counter isn't finished
69                     next_state <= Gd; // remain in the same state
70                 end
71                 else begin
72                     next_state <= Od;
73                 end // move to orange state in preparation to stop the traffic of this side
74             end
75         end
76     end
```

```

76      0a: begin
77          if (counter_value != 1) begin
78              next_state <= 0a; // Stay in orange if counter isn't done
79          end else begin
80              // Determine next state based on traffic priorities
81              if ((Sb >= Sa) && (Sb >= Sc) && (Sb >= Sd))
82                  next_state <= Gb;
83              else if ((Sc >= Sa) && (Sc >= Sb) && (Sc >= Sd))
84                  next_state <= Gc;
85              else
86                  next_state <= Gd; // Default to Gb
87          end
88      end
89
90      0b: begin
91          if (counter_value != 1) // Stay in orange if counter isn't done
92              next_state <= 0b;
93          else begin
94              // Determine next state based on traffic priorities
95              if ((Sc >= Sa) && (Sc >= Sb) && (Sc >= Sd))
96                  next_state <= Gc;
97              else if ((Sd >= Sa) && (Sd >= Sb) && (Sd >= Sc))
98                  next_state <= Gd;
99              else
100                  next_state <= Ga; // Default to Gd
101          end
102      end
103
104      0c: begin
105          if (counter_value !=1) // Stay in orange if counter isn't done
106              next_state <= 0c;
107          else begin
108              // Determine next state based on traffic priorities
109              if ((Sd >= Sa) && (Sd >= Sb) && (Sd >= Sc))
110                  next_state <= Gd;
111              else if ((Sa >= Sb) && (Sa >= Sc) && (Sa >= Sd))
112                  next_state <= Ga;
113              else
114                  next_state <= Gb; // Default to Gd
115          end

```

```

119      0d: begin
120          if (counter_value !=1) // Stay in orange if counter isn't done
121              next_state = 0d;
122          else begin
123              // Determine next state based on traffic priorities
124              if ((Sa >= Sb) && (Sa >= Sc) && (Sa >= Sd))
125                  next_state = Ga;
126              else if ((Sb >= Sa) && (Sb >= Sc) && (Sa >= Sd))
127                  next_state = Gb;
128              else
129                  next_state = Gc; // Default to Ga
130          end
131      end
132  endcase
133 end
134
135 // output logic
136 always @(current_state) begin
137     case (current_state)
138     Ga: begin
139         Ta <= 3'b001; // green
140         Tb <= 3'b100; // red
141         Tc <= 3'b100; // red
142         Td <= 3'b100; // red
143     end
144
145     Gb: begin
146         Tb = 3'b001; // green
147         Ta = 3'b100; // red
148         Tc = 3'b100; // red
149         Td = 3'b100; // red
150     end
151
152     Gc: begin
153         Tc = 3'b001; // green
154         Ta = 3'b100; // red
155         Tb = 3'b100; // red
156         Td = 3'b100; // red
157     end

```

```

159  Gd: begin
160      Id = 3'b0001; // green
161      Ta = 3'b100;  // red
162      Tb = 3'b100;  // red
163      Tc = 3'b100;  // red
164  end
165
166  0a: begin
167      Ta = 3'b010;  // orange
168      Tb = 3'b100;  // red
169      Tc = 3'b100;  // red
170      Td = 3'b100;  // red
171  end
172
173  0b: begin
174      Tb = 3'b010;  // orange
175      Ta = 3'b100;  // red
176      Tc = 3'b100;  // red
177      Td = 3'b100;  // red
178  end
179
180  0c: begin
181      Tc = 3'b010;  // orange
182      Ta = 3'b100;  // red
183      Tb = 3'b100;  // red
184      Td = 3'b100;  // red
185  end
186
187  0d: begin
188      Td = 3'b010;  // orange
189      Ta = 3'b100;  // red
190      Tb = 3'b100;  // red
191      Tc = 3'b100;  // red
192  end
193
194  default: begin
195      Ta = 3'b100;  // red
196      Tb = 3'b100;  // red
197      Tc = 3'b100;  // red
198      Td = 3'b100;  // red
199  end
200  endcase
201  end
202  assign load_counter = (current_state !== next_state);
203  assign load_value = (next_state > 3 ? 3 : 30);
204
205  endmodule

```

- Counter:

```

1  module counter(clk,rst_n,load,data,count);
2
3      input clk,load,rst_n;
4      input [4:0] data;
5      output reg [4:0] count;
6
7      always@(posedge clk,negedge rst_n)
8      begin
9          if (!rst_n) begin
10             count <= 31;
11         end
12         else begin
13             if(load)
14                 count <= data;
15             else
16                 count <= count - 1;
17         end
18     end
19 endmodule
20

```

You, last week • Next state logic

- Top Module:

```

1  module Topmodule (
2      clk,rst_n,
3      Sa,Sb,Sc,Sd,
4      Ta,Tb,Tc,Td
5  );
6
7      input clk,rst_n;
8      input [1:0] Sa,Sb,Sc,Sd;
9      output [2:0] Ta,Tb,Tc,Td;
10
11      wire [4:0] counter_output; // internal counter current value
12      wire [4:0] load_value; // value to be loaded to the counter
13      wire load_en; // load enable
14
15      wire [1:0] Sa_reading;
16      wire [1:0] Sb_reading;
17      wire [1:0] Sc_reading;
18      wire [1:0] Sd_reading;
19
20      Traffic_Controller FSM (.Sa(Sa_reading),.Sb(Sb_reading),.Sc(Sc_reading),.Sd(Sd_reading),.clk(clk),.rst_n(rst_n),
21      .counter_value(counter_output),.Ta(Ta),.Tb(Tb),.Tc(Tc),.Td(Td),.load_counter(load_en),.load_value(load_value));
22
23      counter internal_counter (.clk(clk),.load(load_en),.data(load_value),.count(counter_output),.rst_n(rst_n));
24
25      assign Sa_reading = Sa[0] + Sa[1];
26      assign Sb_reading = Sb[0] + Sb[1];
27      assign Sc_reading = Sc[0] + Sc[1];
28      assign Sd_reading = Sd[0] + Sd[1];
29
30 endmodule

```



## ❖ Verification:

- Test Strategy for Traffic Light Controller Test bench:

Test Scenario	Objective	Inputs (Stimuli)	Expected Outputs/Behaviour
Reset Functionality	Ensure all traffic lights reset to a default state when rst_n = 0.	rst_n = 0	All traffic lights switch to the reset state (e.g., Red for all directions).
Round-Robin Scheduling	Verify fair and cyclic light transitions in all directions (no starvation).	Sa = 1, Sb = 1, Sc = 1, Sd = 1 (or similar priority inputs).	Traffic lights transition in a round-robin manner: one direction turns Green, and others remain Red.
Sensor-Based Adjustments	Confirm light timings adjust dynamically based on sensor signals (at positions 1 and 5).	Sensor at a specific lane (e.g., Sa = 3, others = 0).	Extended Green for the lane with higher priority sensor values, other lights maintain Red.
Fixed Priority Testing	Test priority-based light handling to ensure correct precedence among directions.	Assign higher priority (Sd = 3) while others are lower.	Priority lane (Sd) maintains Green until completion, other lanes wait (Red).
Dynamic Priority Changes	Check behaviour when priorities change dynamically during operation.	Vary priorities in real-time (e.g., Sa = 2, Sd = 3, etc.).	The system adapts to new priorities, transitioning traffic lights accordingly.
Edge Cases	Test system with all lanes inactive or all lanes highly active.	- Case 1: Sa = Sb = Sc = Sd = 0. - Case 2: Sa = Sb = Sc = Sd = 3.	- Case 1: All directions should remain Red. - Case 2: Ensure non-conflicting Green transitions or round-robin behaviour.
Conflicting Paths Prevention	Ensure system avoids intersecting traffic paths as per design.	Simulate conflicting paths using inputs representing multiple active lanes.	Lights for conflicting paths are never simultaneously Green.
Clock Dependency	Validate output transitions occur only on the negative clock edge (negedge clk).	Observe behaviour during clock transitions.	Outputs (lights) update only on the negative edge of clk.

Long Simulation Runs	Check system stability and robustness over extended simulation time.	Vary input patterns over hundreds of cycles.	The system continues to function correctly under long-term scenarios (no deadlocks or undefined states).
Reset Recovery	Confirm the system recovers seamlessly after coming out of reset (rst_n = 1).	rst_n = 1 after being held low.	Lights resume normal operation following the pre-defined scheduling or priority rules.

- Test bench:

```

1  module asic_tb ();
2
3  reg clk,rst_n;
4  reg [1:0] Sa,Sb,Sc,Sd;
5  wire [2:0] Ta,Tb,Tc,Td;
6
7  integer i;
8  initial begin
9      clk =1;
10     forever begin
11         #1 clk = ~clk;
12     end
13 end
14
15 Topmodule t1 (clk,rst_n,
16             Sa,Sb,Sc,Sd,
17             Ta,Tb,Tc,Td);
18
19 initial begin
20     rst_n = 0;
21     @(negedge clk);
22     rst_n = 1;
23

```

```

//// Round Robin ////

// Test Case 1: All inputs are 1
Sa = 1; Sb = 1; Sc = 1; Sd = 1;
for (i = 0; i < 150; i = i + 1) begin
    @(negedge clk);
end
$display("After Test Case 1: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
        Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

// Test Case 2: All inputs are 2
Sa = 2; Sb = 2; Sc = 2; Sd = 2;
for (i = 0; i < 150; i = i + 1) begin
    @(negedge clk);
end
$display("After Test Case 2: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
        Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

// Test Case 3: All inputs are 3
Sa = 3; Sb = 3; Sc = 3; Sd = 3;
for (i = 0; i < 150; i = i + 1) begin
    @(negedge clk);
end
$display("After Test Case 3: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
        Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

// Test Case 4: All inputs are 0
Sa = 0; Sb = 0; Sc = 0; Sd = 0;
for (i = 0; i < 150; i = i + 1) begin
    @(negedge clk);
end
$display("After Test Case 4: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
        Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

```

```

# After Test Case 1: Sa=1, Sb=1, Sc=1, Sd=1 => Ta=1, Tb=4, Tc=4, Td=4
# After Test Case 2: Sa=2, Sb=2, Sc=2, Sd=2 => Ta=4, Tb=1, Tc=4, Td=4
# After Test Case 3: Sa=3, Sb=3, Sc=3, Sd=3 => Ta=4, Tb=1, Tc=4, Td=4
# After Test Case 4: Sa=0, Sb=0, Sc=0, Sd=0 => Ta=4, Tb=4, Tc=1, Td=4

```

```

//// Special Round Robin ////

// Stay at A
Sa = 3;
for (i = 0; i<150; i=i+1) begin
    @(negedge clk);
end
$display("Special Round Robin Test 1: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
        Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

// Round Robin between A & B
Sb = 3;
for (i = 0; i<150; i=i+1) begin
    @(negedge clk);
end
$display("Special Round Robin Test 2: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
        Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

// Round Robin between A & B & C
Sc = 3;
for (i = 0; i<150; i=i+1) begin
    @(negedge clk);
end
$display("Special Round Robin Test 3: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
        Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

```

```

# Special Round Robin Test 1: Sa=3, Sb=0, Sc=0, Sd=0 => Ta=1, Tb=4, Tc=4, Td=4
# Special Round Robin Test 2: Sa=3, Sb=3, Sc=0, Sd=0 => Ta=4, Tb=1, Tc=4, Td=4
# Special Round Robin Test 3: Sa=3, Sb=3, Sc=3, Sd=0 => Ta=4, Tb=4, Tc=1, Td=4

```

```

//// Priority Given ////

//to D
Sd = 3; Sa =1;Sb =1;Sc =1;
for ( i = 0; i<65; i=i+1) begin
|   @(negedge clk);
end

$display("Priority Test 1: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
|   |   |   |   |   |   |   |   |   |
|   Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

//To C
Sc = 3; Sa =1;Sb =1;Sd =1;
for ( i = 0; i<65; i=i+1) begin
|   @(negedge clk);
end

$display("Priority Test 2: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
|   |   |   |   |   |   |   |   |   |
|   Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

//To B
Sb = 3; Sd = 1; Sc = 1; Sa = 1;
for (i = 0; i < 65; i = i + 1) begin
|   @(negedge clk);
end
$display("Priority Test 3: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
|   |   |   |   |   |   |   |   |   |
|   Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

//To A
Sa = 3; Sd = 1; Sb = 1; Sc = 1;
for (i = 0; i < 65; i = i + 1) begin
|   @(negedge clk);
end
$display("Priority Test 4: Sa=%0d, Sb=%0d, Sc=%0d, Sd=%0d => Ta=%0d, Tb=%0d, Tc=%0d, Td=%0d",
|   |   |   |   |   |   |   |   |   |
|   Sa, Sb, Sc, Sd, Ta, Tb, Tc, Td);

```



```

# Priority Test 1: Sa=1, Sb=1, Sc=1, Sd=3 => Ta=4, Tb=4, Tc=4, Td=1
# Priority Test 2: Sa=1, Sb=1, Sc=3, Sd=1 => Ta=4, Tb=4, Tc=1, Td=4
# Priority Test 3: Sa=1, Sb=3, Sc=1, Sd=1 => Ta=4, Tb=1, Tc=4, Td=4
# Priority Test 4: Sa=3, Sb=1, Sc=1, Sd=1 => Ta=1, Tb=4, Tc=4, Td=4
# Test Case: Sa=2, Sb=1, Sc=0, Sd=3 => Ta=4, Tb=4, Tc=4, Td=1
# ** Note: $stop      : testbench.v(l40)
#   Time: 2751 ns  Iteration: 1  Instance: /asic tb

```


- Waveforms:

### 1- Round robin (Equal traffic):








## 2- Round robin (Equal traffic between a&b):




## 3- Round robin (Equal traffic between a&b&c):







#### 4- Stay at A:



#### 5- Priority given to d, stay at c:



❖ FSM diagram using Questasim:





❖ Contribution Table:

Task	Name
FSM Diagram structuring	Fares , Youssef Osama , Ahmed, Youssef Hany
Design RTL coding	Fares , Youssef Osama
Test strategy, Test bench	Ahmed , Youssef Hany