

Fall 2024 Selected Topics in Computer Design-CSE416s Final Project Adaptive Traffic Light Controller-Part B Team #4

Members:

Name	Code	Department
Fares Khalaf Salman Sultan	2101371	CSE
Youssef Hany Elreweny	2101449	CSE
Ahmed Ashraf Ali	2100255	CSE
Youssef Ossama Sayed	2101240	CSE

After completing RTL verification and ensuring that our design meets the project requirements, the next step involves synthesizing the RTL code into a technology-mapped Gate Level (GL) netlist. The objective is to ensure there are no timing violations and to perform formal verification to confirm that the functionality remains correct after synthesis.

❖ Steps:

1. Synthesis Script Implementation:

We created a synthesis script (syn_script.tcl) to define the RTL code and standard cells of the given Library for the synthesis tool, Design Compiler.

2. Constraints Script Implementation:

A constraints script (cons.tcl) was developed to specify system clock properties, including clock period, uncertainty, and rising/falling edge times. The script also sets input and output path delays, driving cells, output load, and wire loads to enable the tool to perform Static Timing Analysis (STA) using these constraints.

3. Netlist Generation and Validation:

After running the synthesis and constraints scripts, a GL netlist was generated. We ensured that the synthesis process was error-free and verified that no unintended components, such as latches, were present.


4. Constraints Review:


We reviewed the constraints reports to confirm that all constraints were met and verified that there were no timing violations.

5. Formal Verification:


Finally, a formal verification script (syn_fm_script.tcl) was implemented to compare the GL netlist with the original RTL code. Using the Formality tool, we confirmed that the system's functionality remained unchanged. The formal verification process was concluded by extracting and reviewing the verification reports.

❖ Schematic :






TopModule





FSM




Counter

❖ no error found in log:







constraint Report:

scripts files:

syn_script.tcl:

```
4 set top module Topmodule
8 define design lib work -path ./work
13
14 lappend search_path /home/IC/lab_dc/std_cells
15 lappend search_path /home/IC/lab_dc/rtl
7 set SSLIB "/home/IC/Labs/lab_dc/std_cells/scmetro_tsmc_cl013g_rvt_ss_lp08v_125c.db"
18 set TTLIB "/home/IC/Labs/lab_dc/std_cells/scmetro_tsmc_cl013g_rvt_tt_lp2v_25c.db"
19 set FFLIB "/home/IC/Labs/lab_dc/std_cells/Sscmetro_tsmc_cl013g_rvt_ff_lp32v_m40c.db"
20
21 ## Standard Cell libraries
22 set target_library [list $SSLIB $TTLIB $FFLIB]
24 ## Standard Cell & Hard Macros libraries
25 set link_library [list * $SSLIB $TTLIB $FFLIB]
26
30
31 #alu File
32 set file_format verilog
33 read_file -format $file_format Topmodule.v
37 current_design $top_module
42 puts
43
```

```
47 puts
48 puts
49 puts
   50
51 check_design
54 puts
55 puts
56
57 group_path -name INREG -from [all_inputs]
58 group_path -name REGOUT -to [all_outputs]
59 group_path -name INOUT -from [all_inputs] -to [all_outputs]
63 puts
68 puts
70 puts
89 gui_start
```

cons.tcl:

```
1. Master Clock Definitions
26 #
27 # 2. Generated Clock
28 # 3. Clock Latencies
            Generated Clock Definitions
      4. Clock Uncertainties
32 set CLK_NAME TRAFFIC_CONTROLLER_CLK
33 set CLK_PER 100
34 set CLK_SETUP_SKEW 0.25
35 set CLK_HOLD_SKEW 0.05
36 set CLK_LAT 0
37 set CLK_RISE 0.1
38 set CLK_FALL 0.1
40 create_clock -name $CLK_NAME -period $CLK_PER -waveform "0 [expr $CLK_PER/2]" [get_ports clk]
41 set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
42 set_clock_uncertainty -hold $CLK_HOLD_SKEW [get_clocks $CLK_NAME]
43 set_clock_transition -rise $CLK_RISE [get_clocks $CLK_NAME]
44 set_clock_transition -fall $CLK_FALL [get_clocks $CLK_NAME]
45 set_clock_latency $CLK_LAT [get_clocks $CLK_NAME]
46 set_dont_touch_network {clk rst_n}
                     48
49
50
51
52
                     53
54 set in_delay [expr 0.3*$CLK_PER]
55 set out_delay [expr 0.3*$CLK_PER]
56 #Constrain Input Paths
58 set_input_delay $in_delay -clock $CLK_NAME [get_port Sa]
58 set_input_delay $in_delay -clock $CLK_NAME [get_port Sb]
59 set_input_delay $in_delay -clock $CLK_NAME [get_port Sc]
60 set_input_delay $in_delay -clock $CLK_NAME [get_port Sd]
61 set_input_delay $in_delay -clock $CLK_NAME [get_port rst_n]
62 #Constrain Output Paths
68
69
```

```
#### Section 4 : Driving cells ####
    76
78 set_load 0.5 [get_port Ta]
79 set_load 0.5 [get_port Tb]
80 set_load 0.5 [get_port Tc]
81 set_load 0.5 [get_port Td]
    83
    #### Section 6 : Operating Condition ####
84
85
92
    93
94
96 set_wire_load_model -name tsmc13_wl10 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
```

❖ Netlist:

```
module counter ( clk, rst_n, load, data, count );
    input [4:0] data;
    output [4:0] count;
    input clk, rst_n, load;
    wire N5, N6, N7, N8, N9, N10, N11, N12, N13, N14, n1, n2, n3, n4, n5;

DFFSQX2M \count_reg[1] ( .D(N11), .CK(clk), .SN(rst_n), .Q(count[1]) );
    DFFSQX2M \count_reg[4] ( .D(N14), .CK(clk), .SN(rst_n), .Q(count[4]) );
    DFFSQX2M \count_reg[2] ( .D(N12), .CK(clk), .SN(rst_n), .Q(count[2]) );
    DFFSQX2M \count_reg[3] ( .D(N13), .CK(clk), .SN(rst_n), .Q(count[2]) );
    DFFSQX2M \count_reg[0] ( .D(N10), .CK(clk), .SN(rst_n), .Q(count[0]) );
    INVX2M U3 ( .A(load), .Y(n5) );
    A022X1M U4 ( .A0(data[2]), .A1(load), .B0(N7), .B1(n5), .Y(N12) );
    A022X1M U5 ( .A0(data[0]), .A1(load), .B0(N5), .B1(n5), .Y(N10) );
    INVX2M U6 ( .A(count[0]), .Y(N5) );
    A022X1M U7 ( .A0(data[1]), .A1(load), .B0(N9), .B1(n5), .Y(N14) );
    A022X1M U8 ( .A0(data[1]), .A1(load), .B0(N8), .B1(n5), .Y(N13) );
    A022X1M U9 ( .A0(count[2]), .Y(n4) );
    NOR2X1M U10 ( .A(count[1]), .B(count[0]), .Y(n1) );
    A021XLM U12 ( .A0(count[1]), .B(count[1]), .B0(n1), .Y(N6) );
    CLKNAND2X2M U13 ( .A(n1), .B(n4), .Y(n2) );
    OA121X1M U14 ( .A0(n1), .A1(n4), .B0(n2), .Y(N7) );
    XNOR2X1M U15 ( .A(count[3]), .B(n2), .Y(N3) );
    NOR2X1M U16 ( .A(count[3]), .B(n2), .Y(N3) );
    CLKXOR2X2M U17 ( .A(count[4]), .B(n3), .Y(N9) );
endmodule
```

```
module Traffic_Controller ( Sa, Sb, Sc, Sd, clk, rst_n, counter_value, Ta, Tb,
         Tc, Td, load_counter, load_value );
  input [1:0] Sa;
  input [1:0] Sb;
  input [1:0] Sc;
  input [1:0] Sd;
  input [4:0] counter_value;
  output [2:0] Ta;
  output [2:0] Tb;
  output [2:0] Tc;
  output [2:0] Td;
  output [4:0] load_value;
  input clk, rst_n;
  output load_counter;
           n33, n34, n35, n36, n37, n38, n39, n40, N158, n94, n95, n96, n97, n98,
  wire
           n99, n100, n101, n102, n103, n104, n105, n106, n107, n108, n109, n110,
           n111, n112, n113, n114, n115, n116, n117, n118, n119, n120, n121,
           n122, n123, n124, n125, n126, n127, n128, n129, n130, n131, n132,
           n133, n134, n135, n136, n137, n138, n139, n140, n141, n142, n143,
           n144, n1, \load_value[4] , n12, n13, n14, n15, n16, n17, n18, n19,
           n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32;
           [2:0] current_state;
  wire
           [2:0] next_state;
  wire
  assign load_value[1] = 1'b1;
  assign load_value[0] = N158;
  assign load_value[2] = \load_value[4]
  assign load_value[3] = \load_value[4]
  assign load_value[4] = \load_value[4];
  NOR3BX4M U18 ( .AN(n117), .B(n118), .C(n119), .Y(n99) );
  DFFRX1M \current_state_reg[1] ( .D(next_state[1]), .CK(clk), .RN(rst_n),
          .Q(current_state[1]), .QN(n21) );
  DFFRX1M \current_state_reg[0] ( .D(next_state[0]), .CK(clk), .RN(rst_n),
  .Q(current_state[0]), .QN(n15));
DFFRX1M \current_state_reg[2] ( .D(N158), .CK(clk), .RN(rst_n), .Q(
         current_state[2]), .QN(n20) );
  OR3X2M U3 ( .A(current_state[1]), .B(current_state[2]), .C(n15), .Y(n1) );
 NAND3X12M U4 ( .A(n1), .B(n13), .C(n125), .Y(Ta[2]) );

NAND3X12M U5 ( .A(n19), .B(n17), .C(n125), .Y(Tb[2]) );

NOR3BX4M U6 ( .AN(n100), .B(Td[0]), .C(n38), .Y(n125) );

NAND3X12M U7 ( .A(n16), .B(n18), .C(n123), .Y(Td[2]) );

CLKINVX8M U8 ( .A(n16), .Y(Tc[0]) );

NOR3X2M U9 ( .A(current_state[0]), .B(current_state[2]), .C(n21), .Y(n38) );

TNVY2M U10 ( .A(n39), .Y(n16));
  INVX2M U10 ( .A(n38), .Y(n16) );
CLKINVX8M U11 ( .A(n13), .Y(Tb[1]) );
  NOR3X2M U12 ( .A(n15), .B(current_state[1]), .C(n20), .Y(n35) );
  INVX2M U13 ( .A(n35), .Y(n13) );
CLKBUFX8M U14 ( .A(n36), .Y(Tc[2]) );
  AND3X1M U15 ( .A(n124), .B(n1), .C(n17), .Y(n123) );
```

```
ANDSXIM U15 ( .A(n124), .B(n1), .C(n17), .Y(n123);

NAND3BXZH U16 ( .AN(Td[B]), .B(n14), .C(n123), .Y(n36));

CLKINVXSH U17 ( .A(n1), .Y(Tb[B]));

OCHENVXSH U18 ( .A(n2), .Y(Tb[B]);

NORSXZH U28 ( .A(n2), .Y(n18));

CLKINVXSH U29 ( .A(n37), .Y(n18));

CLKINVXSH U29 ( .A(n37), .Y(n18));

INVXZH U21 ( .A(n37), .Y(n18));

CLKINVXSH U22 ( .A(n37), .Y(n19));

NORSXZH U25 ( .A(n35), .Y(n19));

NORSXZH U25 ( .A(n35), .Y(n19));

CLKINVXSH U26 ( .A(n40), .Y(Td[B]));

CLKINVXSH U27 ( .A(n40), .Y(Td[B]));

CLKINVXSH U26 ( .A(n40), .Y(Td[B]));

NORSXZH U28 ( .A(n40), .Y(Td[B]));

CLKINVXSH U27 ( .A(n40), .Y(Td[B]));

CLKINVXSH U28 ( .A(n40), .Y(n11));

NORSXZH U37 ( .A(n40), .Y(n11));

NORSXIN U35 ( .A(n40), .Y(n140));

NORZXIN U35 ( .A(n40), .Y(n140));

NORZXIN U35 ( .A(n40), .A(n40), .Y(n240));

NORZXIN U36 ( .A(n188), .Y(n23));

NORZXIN U36 ( .A(n188), .Y(n23));

NORZXIN U37 ( .A8(n140), .A1(n120), .B8(n11), .B1(n127), .C8(n128), .Y(n180));

NORZXIN U36 ( .A(n188), .Y(n23));

NORZXIN U37 ( .A8(n140), .A1(n120), .B8(n12), .B1(n180), .Y(n98));

NORZXIN U36 ( .A(n188), .Y(n23));

NORZXIN U37 ( .A8(n24), .A1(n120), .B8(n12), .B1(n180), .Y(n98));

NORZXIN U36 ( .A(n180), .A1(n180), .B8(n12), .B1(n180), .Y(n180);

NORZXIN U36 ( .A(n180), .Y(n20));

NORZXIN U36 ( .A(n180), .A1(n180), .B8(n12), .Y(n95);

NORZXIN U36 ( .A(n1180), .A1(n180), .B(n110), .B(n110), .Y(n180);

NORZXIN U36 ( .A(n1180), .A1(n180), .B(n110), .B(n110), .Y(n110));

NORZXIN U36 ( .A(n1180), .A1(n180), .B(n110), .B(n110), .Y(n110));

NORZXIN U36 ( .A(n1180), .A1(n180), .B(n110), .B(n110), .Y(n110));

NORZXIN U37 ( .A8(n110), .A1(n120), .B(n110), .B(n110), .B(n110), .Y(n110));

NORZXIN U38 ( .A8(n110), .A1(n110), .B(n110), .B(n110), .Y(n110));

NORZXIN U38 (
```


Formal Verification:

Script:

```
syn_fm_script.tcl 💥
3 set PROJECT_PATH /home/IC/Labs
5 lappend search_path $PROJECT_PATH/lab_dc/std_cells
6 lappend search_path $PROJECT_PATH/lab_dc/rtl
7 lappend search_path $PROJECT_PATH/lab_dc/syn
8 lappend search_path $PROJECT_PATH/lab_dc/syn/netlists
16 set synopsys auto setup true
18 set svf "../syn/$top module.svf"
23 set SSLIB "/home/IC/Labs/lab_dc/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
24 set TTLIB "/home/IC/Labs/lab_dc/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
25 set FFLIB "/home/IC/Labs/lab_dc/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
26
30 read verilog -container Ref "Topmodule.
34 set reference design Topmodule
35 set top Topmodule
36
39 read db -container Imp [list $SSLIB $TTLIB $FFLIB]
40
41 ################# Read Implementation Design Files #######################
42
43 read verilog -container Imp -netlist "Topmodule netlist.v"
```

```
45 ################ set the top Implementation Design ##########################
46
47 set implementation design Topmodule
48 set top Topmodule
49
50
51 ## matching Compare points
52 if {[match]} {
53
          echo "Matching Succeed"
54 }
55
56 ## verify
57 set successful [verify]
58 if {!$successful} {
59 diagnose
60 analyze points -failing
61 }
62
63 report passing points > "reports/passing points.rpt"
64 report_failing_points > "reports/failing_points.rpt"
65 report aborted points > "reports/aborted points.rpt"
66 report unverified points > "reports/unverified points.rpt"
67
68
69 start gui
```

• Reports:



Unverified points

Failing points

Abroted points

```
failing_points.rpt 💥 📄 *passing_points.rpt 💥
 2 Report
                              : passing_points
3
4 Reference : Ref:/WORK/Topmodule
5 Implementation : Imp:/WORK/Topmodule
6 Version : L-2016.03-5P1
7 Date : Mon Dec 16 02:11:40 2024
                                     Ref:/WORK/Topmodule/FSM/current_state_reg[1]
Imp:/WORK/Topmodule/FSM/current_state_reg[1]
                                     Ref:/WORK/Topmodule/FSM/current_state_reg[2]
Imp:/WORK/Topmodule/FSM/current_state_reg[2]
      Ref DFF
Impl DFF
                                     Ref:/WORK/Topmodule/internal_counter/count_reg[0]
Imp:/WORK/Topmodule/internal_counter/count_reg[0]
      Ref DFF
Impl DFF
                                     Ref:/WORK/Topmodule/internal_counter/count_reg[1]
Imp:/WORK/Topmodule/internal_counter/count_reg[1]
                                     Ref:/WORK/Topmodule/internal_counter/count_reg[2]
Imp:/WORK/Topmodule/internal_counter/count_reg[2]
      Ref DFF
Impl DFF
                                     Ref:/WORK/Topmodule/internal_counter/count_reg[3]
Imp:/WORK/Topmodule/internal_counter/count_reg[3]
      Ref DFF
Impl DFF
                                     Ref:/WORK/Topmodule/internal_counter/count_reg[4]
Imp:/WORK/Topmodule/internal_counter/count_reg[4]
      Ref DFF
Impl DFF
                                     Ref:/WORK/Topmodule/Ta[0]
Imp:/WORK/Topmodule/Ta[0]
      Ref Port
Impl Port
      Ref Port
Impl Port
                                     Ref:/WORK/Topmodule/Ta[1]
Imp:/WORK/Topmodule/Ta[1]
```

Passing points

